Clock OSC

SG-310SEF

Product name SG-310SEF 48.000000 MHz C Product Number / Ordering code Q33310FI

Q33310FE00003xx

Please refer to the 8.Packing information about xx (last 2 digits)

Output waveform CMOS

Pb free / Complies with EU RoHS directive

Reference weight Typ. 26 mg						
1.Absolute maximum rating	ls					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions / Remarks
Maximum supply voltage	Vcc-GND	-0.3	-	4.2	V	-
Storage temperature	T_stg	-40	-	125	°C	Storage as single product
Input voltage	Vin	-0.3	-	Vcc+0.3	V	ST terminal

2.Specifications(characterist	ics)					
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions / Remarks
Output frequency	fO		48.0000		MHz	
Supply voltage	Vcc	1.6	1.8	2.2	V	-
Operating temperature	T_use	-20	-	70	°C	-
Frequency tolerance	f_tol	-100	-	100	x10 ⁻⁶	T_use
Current consumption	lcc	-	-	3	mA	No load condition
Stand-by current	l_std	-	-	0.7	μA	ST = GND
Symmetry	SYM	40	-	60	%	50% Vcc Level L_CMOS=<15pF
Output voltage	V _{OH}	0.9Vcc	-	-		IOH=-3mA
	V _{OL}	-	-	0.1Vcc		IOL=3mA
Output load condition	L_CMOS	-	-	15	рF	CMOS Load
Input voltage	V _{IH}	0.8Vcc	-	-		ST terminal
	V _{IL}	-	-	0.2Vcc		ST terminal
Rise time	t _r	-	-	4	ns	0.2Vcc to 0.8Vcc Level, L_CMOS=15pF
Fall time	tf	-	-	4	ns	0.2Vcc to 0.8Vcc Level, L_CMOS=15pF
Start-up time	t_str	-	-	10	ms	t = 0 at 0.9Vcc
Jitter	t _{DJ}	-	TBD	-	ps	Deterministic Jitter
	T _{RJ}	-	TBD	-	ps	Random Jitter
	t _{RMS}	-	TBD	-	ps	δ(RMS of total distribution)
	t _{p-p}	-	TBD	-	ps	Peak to Peak
	t _{acc}	-	TBD	-	ps	Accumulated Jitter(δ) n=2 to 50000 cycles
Phase jitter	t _{PJ}	-	TBD	-	ps	Off set Frequency: 12kHz to 20MHz
Phase noise	L(f)	-	TBD	-	dBc/Hz	Off set 1Hz
		-	TBD	-	dBc/Hz	Off set 10Hz
		-	TBD	-	dBc/Hz	Off set 100Hz
		-	TBD	-	dBc/Hz	Off set 1kHz
		-	TBD	-	dBc/Hz	Off set 10kHz
		-	TBD	-	dBc/Hz	Off set 100kHz
		-	TBD	-	dBc/Hz	Off set 1MHz
Frequency aging	f_age	-5	-	5	x10 ⁻⁶	@+25ºC first year -



(1) Oscilloscope

• Band width should be minimum 5 times higher (wider) than measurement frequency.

· Probe earth should be placed closely from test point and lead length should be as short as possible

- * Recommendable to use miniature socket. (Don't use earth lead.)
- (2) L_CMOS also includes probe capacitance.
- (3) By-pass capacitor (0.01 mF to 0.1 mF) is placed closely between VCC and GND.
- (4) Use the current meter whose internal impedance value is small.
- (5) Power supply
- Start up time (0 %VCC ® 90 %VCC) of power source should be more than 150 ms.
- \cdot Impedance of power supply should be as lowest as possible.

SEIKO EPSON CORPORATION





8.Packing information

1]Produc	Product number last 2 digits code(xx) description		The recommended code is "00"		
_	Q33310F	E00003xx			
	Code	Condition	Code	Condition	
	01	Any Q'ty vinyl bag(Tape cut)	13	500pcs / Reel	
	11	Any Q'ty / Reel	14	1000pcs / Reel	
	12	250pcs / Reel	00	2000pcs / Reel	

SEIKO EPSON CORPORATION



10.Contact us

http://www5.epsondevice.com/en/contact/