RP-1305-A-E02

EPSON
EXCEED YOUR VISION

Application Manual

Real Time Clock Module

RX8130CE

Preliminary

For TS-sample use

SEIKO EPSON CORPORATION

The instructions for the use of a TS sample.

1. Target sample

Sample marking “B3ZRS”

2. The part which is different from an application manual.

<table>
<tr><th>Item</th><th colspan="2">Application manual</th><th>TS sample</th></tr>
<tr><td>I^2C Slave address</td><td>P.29</td><td>0110010</td><td>0111110</td></tr>
<tr><td>Current consumption (1)</td><td>P.5</td><td>1500 nA Typ.</td><td>500 nA Typ.</td></tr>
<tr><td>Detector Threshold Voltage1 (rising edge of VDD)</td><td>P.5</td><td><table><tr><td>Min.</td><td>Typ.</td><td>Max.</td></tr><tr><td>1.57</td><td>1.65</td><td>1.73</td></tr></table></td><td><table><tr><td>Min.</td><td>Typ.</td><td>Max.</td></tr><tr><td>2.72</td><td>2.80</td><td>2.88</td></tr></table></td></tr>
<tr><td>Detector Threshold Voltage1 (falling edge of VDD)</td><td>P.5</td><td><table><tr><td>Min.</td><td>Typ.</td><td>Max.</td></tr><tr><td>1.52</td><td>1.60</td><td>1.68</td></tr></table></td><td><table><tr><td>Min.</td><td>Typ.</td><td>Max.</td></tr><tr><td>2.67</td><td>2.75</td><td>2.83</td></tr></table></td></tr>
</table>

Contents

Build in backup battery charge control function
SERIAL-INTERFACE REAL TIME CLOCK MODULE

RX8130 CE

- Built in frequency adjusted 32.768 kHz crystal unit. (5 ± 23 ×10^{-6})
- Interface type : I^2C-Bus interface (400 kHz)
- Wide operating voltage range : 1.6 V to 5.5 V
- Wide timekeeper voltage range : 1.1 V to 5.5 V
- Auto power switching function :The power supply is switched with the MOS switch.
- Backup battery charge control function :Built-in charge control function for the rechargeable lithium batteries.
- Low leak current :A leak current from a backup power supply pin. 5nA (Max.)
- The various function include full calendar, alarm, timer, etc.

1. Overview

This is a real-time clock module of the serial interface system that incorporates a 32.768 kHz crystal oscillator.
The real-time clock function incorporates not only a calendar and clock counter for the year, month, day, day of the week, hour, minute, and second, but also a time alarm, interval timer, and time update interruption, among other features. By the backup battery charge control function and the interface power supply input pin, RX8130CE can support various power supply circuitries.
All of these many functions are implemented in a thin, compact ceramic package, which makes it suitable for various kinds of small electronic devices.

2. Block Diagram



3. Terminal description

3.1. Terminal connections



3.2. Pin Functions

Signal name	I/O	Function
SCL	Input	Serial clock input pin.
SDA	Bi-directional	Data input and output pin.
FOUT	Output	Frequency output pin with output control function. (C-MOS) Output frequency can be selected as 32.768kHz, 1024Hz, 1Hz.
/ RST	Open-Drain Output	Reset output pin.(N-ch open drain) In case of VDD voltage drop detection, a reset signal is outputted. In case of VDD voltage rise detection, it is released reset signal after 60ms.
/ IRQ	Open-Drain Output	Interrupts output by Alarm and Timer events.(N-ch open drain)
VDD	–	This is a power-supply pin. It can impress the voltage unlike VIO.
VIO	–	This is a interface power supply pin. This is a pin to supply the voltage same as a host.
VOUT	–	Internal voltage output pin. Connect smoothing capacitor of 1.0uF(T.B.D.)
VBAT	–	This is a power supply pin for backup battery. This is a pin to connect a large-capacity capacitor, a secondary battery, a primary battery. In a backup power supply operating range, the voltage is supplied inside by this pin.
GND	–	Connected to a ground.

Note: Input pins are able to input up to 5.5V regardless of VIO applied voltage.
Note: Open drain pins are able to Pull-up to 5.5V regardless of VIO applied voltage.
Note: Connect a bypass capacitor rated at least 0.1µF between power supply pins and GND pin.

4. External Dimensions / Marking Layout

4.1. External Dimensions

RX8130CE

• External dimensions



• Recommended soldering pattern



Unit : mm

4.2. Marking Layout

RX8130CE



∗ Contents displayed indicate the general markings and display, but are not the standards for the fonts, sizes and positioning.

5. Absolute Maximum Ratings

GND = 0 V

Item	Symbol	Condition	Rating	Unit
Supply voltage	V_{DD}	–	–0.3 ~ +6.5	V
Internal voltage	V_{OUT}	–	–0.3 ~ +6.5	V
Backup supply voltage	V_{BAT}	–	–0.3 ~ +6.5	V
Interface supply voltage	V_{IO}	–	–0.3 ~ +6.5	V
Input voltage 1	V_{IN1}	SCL, SDA	–0.3 ~ +6.5	V
Output voltage 1	V_{OUT1}	/RST, /IRQ	–0.3 ~ +6.5	V
Output voltage 2	V_{OUT2}	FOUT	-0.3 ~ V_{IO}+0.3	V
Storage temperature	T_{STG}	When stored separately, without packaging	–55 to +125	°C

6. Recommended Operating

*Unless otherwise specified, GND = 0 V , Ta = –40 °C to +85 °C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Operating supply voltage	V_{DD}	Normal operation mode (VDD)	1.25	3.0	5.5	V
Interface supply voltage	V_{IO}	V_{DD}=1.6V ~ 5.5V The interface halts	1.6	3.0	5.5	V
Clock supply voltage	V_{CLK}	Backup operation mode (VBAT)	1.1	3.0	5.5	V
Operating temperature	$T_{\_use}$	No condensation	–40	+25	+85	°C

*Minimum value of Clock supply voltage V_{CLK} is the timekeeping continuation lower limit value that initialized RX8130 in operating supply voltage V_{DD}.

7. Frequency Characteristics

*Unless otherwise specified, GND = 0 V , Ta = –40 °C to +85 °C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Output frequency	fo			32.768 (Typ.)		kHz
Frequency stability	Δ f / f	Ta = +25 °C V_{DD} = 3.0 V		5 ± 23 (*1)		× 10^{-6}
Frequency/temperature characteristics	Top	Ta = –20 °C ~ +70 °C V_{DD} = 3.0 V ; +25 °C reference	–120		+10	× 10^{-6}
Oscillation start time	t_Str	Ta = +25 °C V_{DD} = 1.6 V ~ 5.5 V			1.0	s
Aging	fa	Ta = +25 °C , V_{BAT} = 3.0 V ; first year	–5		+5	× 10^{-6} / year

*1) The monthly error is equal to one minute. (excluding offset)

8. Electrical Characteristics

8.1. DC characteristics

*Unless otherwise specified, GND = 0 V , Ta = –40 °C to +85 °C

8.1.1. DC characteristics (1)

*Unless otherwise specified, GND = 0 V , V_{BAT}=V_{DD} = 1.1 V ~ 5.5 V , V_{IO}= 1.6 V ~ 5.5 V , Ta = –40°C ~ +85°C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Current consumption (1)	I_{DD}	SCL=SDA = "H" , FOUT=OFF, /IRQ=OFF, VDD=VIO=3.0V, -40 °C ~ +85 °C CHGEN=L or V_{BAT}≧VDET3		(1500)*	T.B.D.	nA
Current consumption (2)	I_{32k}	SCL=SDA = "H" , FOUT=32.768kHz, /IRQ=OFF, VDD=VIO=3.0V, -40 °C ~ +85 °C FOUT pin CL=15pF CHGEN=L or V_{BAT}≧VDET3		(4.0)*	T.B.D.	uA
Current consumption (3)	I_{BAT}	SCL=SDA = "L" , V_{BAT}=3.0V ,VDD=VIO=0.0V, -40 °C ~ +85 °C		(300)*	T.B.D.	nA
Detector Threshold Voltage1 (rising edge of V_{DD})	$+V_{DET11}$	1.6V setting Reset-releases	(1.57)*	(1.65)*	(1.73)*	V
Detector Threshold Voltage1 (falling edge of V_{DD})	$-V_{DET11}$	1.6V setting、Reset output	(1.52)*	(1.60)*	(1.68)*	V
Detector Threshold Voltage2 (rising edge of V_{DD})	$+V_{DET12}$	2.7V setting Reset-releases	(2.67)*	(2.75)*	(2.83)*	V
Detector Threshold Voltage2 (falling edge of V_{DD})	$-V_{DET12}$	2.7V setting , Reset output	(2.62)*	(2.70)*	(2.78)*	V
Detector Threshold Voltage3 (rising edge of V_{DD})	$+V_{DET2}$	Switching voltage from VBAT to VDD	(1.25)*	(1.35)*	(1.45)*	V
Detector Threshold Voltage3 (falling edge of V_{DD})	$-V_{DET2}$	Switching voltage from VDD to VBAT	(1.20)*	(1.30)*	(1.40)*	V
Detector Threshold Voltage1 (rising edge of V_{BAT})	$+V_{DET31}$	Charge stop voltage (full charge) BFVSEL=00b	(2.94)*	(3.02)*	(3.10)*	V
Detector Threshold Voltage1 (falling edge of V_{BAT})	$-V_{DET31}$	Recharge voltage. BFVSEL=00b	(2.89)*	(2.97)*	(3.05)*	V
Detector Threshold Voltage2 (rising edge of V_{BAT})	$+V_{DET30}$	Charge stop voltage (full charge) BFVSEL=10b	(2.84)*	(2.92)*	(3.00)*	V
Detector Threshold Voltage2 (falling edge of V_{BAT})	$-V_{DET30}$	Recharge voltage. BFVSEL=10b	(2.79)*	(2.87)*	(2.95)*	V
Detector Threshold Voltage3 (rising edge of V_{BAT})	$+V_{DET32}$	Charge stop voltage (full charge) BFVSEL=01b	(3.04)*	(3.12)*	(3.20)*	V
Detector Threshold Voltage3 (falling edge of V_{BAT})	$-V_{DET32}$	Recharge voltage. BFVSEL=01b	(2.99)*	(3.07)*	(3.15)*	V
VBAT end voltage	$-V_{DET4}$	Over discharge ditection Register flag VBLF-bit "1"	(2.32)*	(2.40)*	(2.48)*	V
VDD-VOUT off-leak current	I_{SW1}	VOUT=3.0V、VDD=0.0V			(5.0)*	nA
VBAT-VOUT off-leak current	I_{SW2}	VBAT=3.0V、VOUT=0.0V			(5.0)*	nA

Item	Symbol	Condition		Min.	Typ.	Max.	Unit
VOUT output voltage 1	V_{VOUT1}	VDD=3.0V、IOUT=1mA			(VDD-0.06)*		V
VOUT output voltage 2	V_{VOUT2}	VBAT=3.0V、IOUT=0.1mA			(VBAT-0.02)*		V
High-level input voltage	V_{IH1}	Input pins, SDA		0.8 × V_{IO}		6.5	V
Low-level input voltage	V_{IL}	Input pins, SDA		GND – 0.3		0.2 × V_{IO}	V
High-level output voltage	V_{OH}	FOUT	I_{OH}=-1 mA	V_{IO}–0.5		V_{IO}	V
Low-level output voltage	V_{OL1}	FOUT	I_{OL}=1 mA	GND		GND+0.5	V
	V_{OL2}	/RST,/IRQ	V_{IO}=5 V, I_{OL}=1 mA	GND		GND+0.25	V
	V_{OL3}		V_{IO}=3 V, I_{OL}=1 mA	GND		GND+0.4	V
	V_{OL4}	SDA	V_{IO} ≥2 V, I_{OL}=3 mA	GND		GND+0.4	V

*( )Target spec.

8.2. AC characteristics

8.2.1. AC characteristics(1)

*Unless otherwise specified, GND = 0 V , V_{IO}= 1.6 V ~ 5.5 V , Ta = –40°C ~ +85°C

Item	Symbol	Standard-Mode (f_{SCL}=100kHz)		Fast-Mode (f_{SCL}=400kHz)		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	f_{SCL}		100		400	kHz
Start condition setup time	$t_{SU;STA}$	4.7		0.6		µs
Start condition hold time	$t_{HD;STA}$	4.0		0.6		µs
Data setup time	$t_{SU;DAT}$	250		100		ns
Data hold time	$t_{HD;DAT}$	0		0		ns
Stop condition setup time	$t_{SU;STO}$	4.0		0.6		µs
Bus idle time between start condition and stop condition	t_{BUF}	4.7		1.3		µs
Time when SCL = "L"	t_{LOW}	4.7		1.3		µs
Time when SCL = "H"	t_{HIGH}	4.0		0.6		µs
Rise time for SCL and SDA	t_r		1.0		0.3	µs
Fall time for SCL and SDA	t_f		0.3		0.3	µs
Allowable spike time on bus	t_{SP}		50		50	ns

- Timing chart



Caution:When accessing this device, all communication from transmitting the start condition to transmitting the stop condition after access should be completed within 0.95 seconds.
If such communication requires 0.95 seconds or longer, the I^2C bus interface is reset by the internal bus timeout function.

8.2.2. AC characteristics (2)

Item	symbol	Min	Typ	Max	unit
Reset internal delay time	t_{DELAY}		60		ms
Reset delay time (Initial power ON)	t_{DELAYF}		t_str+t_{DELAY}		ms

Timing chart



* t_str is oscillation startup time.

Item	symbol	Min	Typ	Max	unit
Reset delay time (Recovery from Backup)	t_{DELAYB}		t_int+t_{DELAY}		ms

Timing chart



*t_int is an intermittence drive timing of a VDET11/VDET12 detect circuit.Maximum value is 125ms.

9. Matters that demand special attention on use

9.1. Characteristic for the fluctuation of the power supply

∗tR1 is restrictions to validate power-on reset. When cannot keep this standard, power-on reset does not work normally. It is necessary to initial setting by the software command.

Repeated ON/OFF of the power supply in short term, the power-on reset becomes unstable.
After power-OFF, keep a state of VDD=GND more than 60 seconds to validate power-on reset.
When it is impossible, please perform initial setting by the software command.



* It depends on register setting before a switching to backup

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Power supply rise time	tR1	From GND toVDD=+VDET11	(1)*	-	(10)*	ms / V
access wait time (Initial power on)	tCL	After arrival to VDD=+VDET11	(30)*	-	-	ms
access wait time (Normal power on)	tCD	-	0	-	-	µs / V
Power supply fall time	tF	From VDD toVDD=-VDET1x	(4)*	-	-	ms / V
Power supply rise time (Recovery from Backup)	tR2	Recovery to the operating voltage	(1)*	-	-	ms / V
access wait time (Recovery from Backup)	tCU	-	(125)*	-	-	ms

*( )Target spec.

9.2. Restrictions on Access Operations During Power-on Initialization and Recovery from Backup

- RTC-register operations are linked to the internal quartz oscillator's clock signal, so normal operation is not possible if there is no internal oscillation (= oscillation is stopped).

  Therefore, we recommend that the initial setting to be set during power-on initialization or backup and restore operations (i.e., when the power supply voltage is recovered after oscillation has stopped due to a voltage drop, etc.) should be "first start internal oscillation, then wait for the oscillation stabilization time (see t_strA standard) to elapse".

- Note the following caution points concerning access operations during power-on initialization or when restoring the power supply voltage from backup mode (hereafter referred to as "switching to the operating voltage").

  1) Before switching to the operating voltage, read the VLF-bit (which indicates the RTC error status).

  2) Initialization is required when the value read from the VLF-bit is "VLF = 1 (error status)".
  Before initializing in response to this VLF = "1" result, we recommend first waiting for the internal oscillation stabilization time (see the t_str standard) to elapse.

Initialization is required when the status after reading a VLF-bit value of "1" is either of the following. (Status 1) During power-on initialization (Status 2) When the clock setting is invalid, such as due to a voltage drop during backup

∗ Access timing during power-on initialization and when recovering the power supply voltage after a drop in the voltage used to maintain the clock



- Recovery from Backup



10. Reference information

10.1. Reference Data

(1) Example of frequency and temperature characteristics



[Finding the frequency stability]

1. Frequency and temperature characteristics can be approximated using the following equations.

   $\Delta f_T = \alpha (\theta_T - \theta_X)^2$

   - Δf_T : Frequency deviation in any temperature
   - α [1 / °C^2] : Coefficient of secondary temperature (-0.035 ± 0.005) $\times 10^{-6}$ / °C^2
   - θ_T [°C] : Ultimate temperature ($+25 \pm 5$ °C)
   - θ_X [°C] : Any temperature

2. To determine overall clock accuracy, add the frequency precision and voltage characteristics.

   $\Delta f/f = \Delta f/fo + \Delta f_T + \Delta fv$

   - $\Delta f/f$: Clock accuracy (stable frequency) in any temperature and voltage.
   - $\Delta f/fo$: Frequency precision
   - Δf_T : Frequency deviation in any temperature.
   - Δfv : Frequency deviation in any voltage.

3. How to find the date difference

   Date Difference = $\Delta f/f \times$ 86400(Sec)

   * For example: $\Delta f/f = 11.574 \times 10^{-6}$ is an error of approximately 1 second/day.

11. Application notes

1) Notes on handling

This module uses a C-MOS IC to realize low power consumption. Carefully note the following cautions when handling.

(1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

(2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater that 0.1 μF as close as possible to the power supply pins. Also, avoid placing any device that generates high level of electronic noise near this module.

(3) Voltage levels of input pins

When the input pins are at the mid-level, this will cause increased current consumption and a reduced noise margin, and can impair the functioning of the device. Therefore, try as much as possible to apply the voltage level close to VIO or GND.

(4) Handling of unused pins

Since the input impedance of the input pins is extremely high, operating the device with these pins in the open circuit state can lead to unstable voltage level and malfunctions due to noise. Therefore, pull-up or pull-down resistors should be provided for all unused input pins.

2) Notes on packaging

(1) Soldering heat resistance.

If the temperature within the package exceeds +260 °C, the characteristics of the crystal oscillator will be degraded and it may be damaged. The reflow conditions within our reflow profile is recommended. Therefore, always check the mounting temperature and time before mounting this device. Also, check again if the mounting conditions are later changed.

(2) Mounting equipment

While this module can be used with general-purpose mounting equipment, the internal crystal oscillator may be damaged in some circumstances, depending on the equipment and conditions. Therefore, be sure to check this. In addition, if the mounting conditions are later changed, the same check should be performed again.

(3) Ultrasonic cleaning

Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

(5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.

12. Overview of Functions and Description of Registers

Note:
The initialization of the register is necessary about the unused function.

12.1. Overview of Functions

1) Clock functions

This function is used to set and read out month, day, hour, date, minute, second, and year (last two digits) data. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2099.
At the time of a communication start, the Clock & Calendar data are fixed (hold the carry operation), and it is automatically revised at the time of the communication end.

2) Fixed-cycle Timer Interrupt function

The fixed-cycle timer interrupt function generates an interrupt event periodically at any fixed cycle set between 244.14 μs and 65535 hours.
When an interrupt event is generated, the /IRQ pin goes to low level ("L") and "1" is set to the TF bit to report that an event has occurred.

3) Long-Timer function

It is able to use fixed cycle timer interrupt function as Long-Timer.
This function selects the operation time with the main power supply or the operation time with the backup power supply and can automatically multiply it.

4) Alarm interrupt function

The alarm interrupt function generates interrupt events for alarm settings such as date, day, hour, and minute settings. When an interrupt event occurs, the AF bit value is set to "1" and the /IRQ pin goes to low level to indicate that an event has occurred.

5) Time Update Interrupt Function

The time update interrupt function generates interrupt events at one-second or one-minute intervals, according to the timing of the internal clock. When an interrupt event is generated, the /IRQ pin goes to low level ("L") and "1" is set to the UF bit to report that an event has occurred.

6) Voltage low detection function (VLF-bit)

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss occurs, such as due to a supply voltage drop.

7) Clock output function

A clock with the same frequency (32.768 kHz) as the built-in crystal resonator can be output from the /IRQ pin.

8) User RAM

RAM register is read/write accessible for any data.

12.2. Register table

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10	SEC	○	40	20	10	8	4	2	1
11	MIN	○	40	20	10	8	4	2	1
12	HOUR	○	○	20	10	8	4	2	1
13	WEEK	○	6	5	4	3	2	1	0
14	DAY	○	○	20	10	8	4	2	1
15	MONTH	○	○	○	10	8	4	2	1
16	YEAR	80	40	20	10	8	4	2	1
17	MIN Alarm	AE	40	20	10	8	4	2	1
18	HOUR Alarm	AE	•	20	10	8	4	2	1
19	WEEK Alarm	AE	6	5	4	3	2	1	0
	DAY Alarm		•	20	10	8	4	2	1
1A	Timer Counter 0	128	64	32	16	8	4	2	1
1B	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256
1C	Extension Register	FSEL1	FSEL0	USEL	TE	WADA	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	○	UF	TF	AF	RSF	VLF	VBFF
1E	Control Register0	***TEST***	STOP	UIE	TIE	AIE	TSTP	TBKON	TBKE
1F	Control Register1	SMP TSEL1	SMP TSEL0	CHG EN	INIEN	○	RS VSEL	BF VSEL1	BF VSEL0

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
20 | 23	RAM	User Register 32 bit (4 word x 8 bit)							

Note During the initial power-on (from 0 V) and if the value of the VLF bit is "1" when the VLF bit is read, be sure to initialize all registers before using them.
When doing this, be careful to avoid setting incorrect data as the date or time, as timed operations cannot be guaranteed if incorrect date or time data has been set.

∗1. During the initial power-on (from 0 V), the power-on reset function sets "1" to the VLF bit.
∗ Since the value of other registers is undefined at this time, be sure to reset all registers before using them.

∗2. The ***TEST***, bit are Epson test bits.
∗ Be sure to write "0" by initializing before using the clock module. Afterward, be sure to set "0" when writing

∗3. The ' ○ ' mark indicates a write-prohibited bit, which returns a "0" when read.
∗4. The ' • ' mark indicates a read/write-accessible RAM bit for any data.
∗5. User Register is a free register.

12.3. Description of registers

12.3.1. Clock and calender counter (10[h] ~ 16[h])

This is counter registers from a second to year.

∗ Please refer to [14.1 Clock calendar explanation] for the details.

12.3.2. RAM registers (20[h] ~ 23[h])

This RAM register is read/write accessible for any data in the range from 00 h to FF h.

12.3.3. Alarm registers (17[h] ~ 19[h])

The alarm interrupt function is used, along with the AE, AF, and WADA bits, to set alarms for specified date, day, hour, and minute values.

∗ Please refer to [14.3. Alarm Interrupt Function] for the details.

12.3.4. Timer setting and Timer counter register (1A[h] ~ 1E[h])

This register is used to set the default (preset) value for the counter.

To use the fixed-cycle timer interrupt function,TE, TF, TIE, TSEL2,TSEL1, TSEL0,TBKON,TBKE bits are set and used. When the fixed-cycle timer interrupt function is not being used, the fixed-cycle timer control register can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits. ∗ Please refer to [14.2. Fixed-cycle Timer Interrupt Function] for the details.

12.3.5. Function-related register 1 (1C[h] ~ 1E[h])

1) FSEL1, FSEL0 bit

A combination of the FSEL1 and FSEL0 bits is used to select the frequency to be output.
The choice is possible by a combination of FSEL-bits and CE/FOE-pin, select the frequency of clock output or inhibit the clock output. ∗ Please refer to [14.6. FOUT Function] for the details.

2) USEL , UF, UIE bit

This bit is used to specify either "second update" or "minute update" as the update generation timing of the time update interrupt function.

∗ Please refer to [14.4. Update interrupt function] for the details.

3) TE, TF, TIE, TSEL2, TSEL1, TSEL0, TSTP,TBKON,TBKE bit

These bits are used to control operation of the fixed-cycle timer interrupt function.

4) WADA, AF, AIE bit

These bits are used to control operation of the alarm interrupt function.

5) *TEST* bit

Those bits are the manufacturer's test bit. Always leave this bit value as "0" except when testing.

6) VLF bit

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss occurs, such as due to a supply voltage drop.

∗ Please refer to [14.5. Frequency stop detection function] for the details.

7) STOP bit

This bit is to stop a timekeeping operation. In the case of “STOP bit = 1", working is as follows a function .

∗ 1) All the update of timekeeping and the calendar operation stops.
With it, an update interrupt event does not occur at an alarm interrupt and the time.

∗ 2) The part of the fixed-cycle timer interrupt function stops.
A count stops the source clock setting of the timer in case of "64Hz, 1Hz, 1min, 1h".

∗ 3) Note 3: The effect of STOP bit to FOUT functions.
When STOP = "1", 32768Hz and 1024Hz output is possible. But 1Hz output is disabled.

∗ 4) Switchover function cannot work in order that the V_{DD} voltage drop detection stops even if a main power supply falls.

12.3.6. Function-related register 2 (1F[h])

1) SAMSEL1,SAMPSEL0 bit

Setting of intermittence operation time of a voltage detector circuit of each power supply pin.

∗ Please refer to [14.8. Battery Backup switchover function] for the details.

2) CHGEN bit

Setting of backup battery charge control (ON/OFF).

3) INIEN bit

Setting of a power switchover function (ON/OFF).

4) RSVSEL bit

Setting of voltage detection level of a VDD pin.

5) BFVSEL1,BFVSEL0 bit

Setting of the full charge detection voltage of a backup battery.

13. How to use

13.1. Clock calendar explanation

At the time of a communication start, the Clock & Calendar data are fixed (hold the carry operation), and it is automatically revised at the time of the communication end. Therefore it recommends that the access to a clock calendar has continuous access by the auto increment function.

Setting example: Sun, 29-Feb-88 17:39:45 (leap year)

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10	SEC	0	1	0	0	0	1	0	1
11	MIN	0	0	1	1	1	0	0	1
12	HOUR	0	0	0	1	0	1	1	1
13	WEEK	0	0	0	0	0	0	0	1
14	DAY	0	0	1	0	1	0	0	1
15	MONTH	0	0	0	0	0	0	1	0
16	YEAR	1	0	0	0	1	0	0	0

∗ Note with caution that writing non-existent time data may interfere with normal operation of the clock counter.

13.1.1. Clock counter

1) [SEC] [MIN] register

These registers are 60-base BCD counters. These registers are incremented at the timing when carry is generated from a lower register. At the timing when the lower register changes from 59 to 00, carry is generated to the higher register and thus incremented.
When writing is performed to [SEC] register, Internal-count-down-chain less than one second (512Hz ~ 1 Hz) is cleared to 0.

2) [HOUR] register

This register is a 24-base BCD counter (24 hour format).These registers are incremented at the timing when carry is generated from a lower register.

13.1.2. Week counter

The day (of the week) is indicated by 7 bits, bit 0 to bit 6.
The day data values are counted as: Day 01h → Day 02h → Day 04h → Day 08h → Day 10h → Day 20h → Day 40h → Day 01h → Day 02h, etc.
It is incremented when carry is generated from the HOUR register. This register does not generate carry to a higher register. Since this register is not connected with the YEAR, MONTH and DAY registers, it needs to be set again with the matching day of the week if any of the YEAR, MONTH or DAY registers have been changed.

The setting example of the week register value.

Day	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Data [h]
Sunday	0	0	0	0	0	0	0	**1**	01 h
Monday	0	0	0	0	0	0	**1**	0	02 h
Tuesday	0	0	0	0	0	**1**	0	0	04 h
Wednesday	0	0	0	0	**1**	0	0	0	08 h
Thursday	0	0	0	**1**	0	0	0	0	10 h
Friday	0	0	**1**	0	0	0	0	0	20 h
Saturday	0	**1**	0	0	0	0	0	0	40 h

∗ Do not set "1" to more than one day at the same time.

13.1.3. Calendar counter

1) [DAY], [MONTH] resister

The DAY register is a variable (between 28-base and 31-base) BCD counter that is influenced by the month and the leap year. The MONTH register is 12-base BCD counter. when carry is generated from a lower register.

		Jan.	Feb.	Mar	Apr.	May	June	July	Aug.	Sep.	Oct.	Nov.	Dec.
Days	Normal year	31	28	31	30	31	30	31	31	30	31	30	31
	Leap year		29										

2) [YEAR] register

This register is a BCD counter for years 00 to 99.
The leap year is automatically determined, which reflects in the DAY register.

13.2. Fixed-cycle Timer Interrupt Function

The fixed-cycle timer interrupt function generates an interrupt event periodically at any fixed cycle set between 244.14 μs and 65535 hours. This function can stop at one time and is available as a accumulative timer. After the interrupt occurs, the /IRQ status is automatically cleared .

13.2.2. Related registers for function of fixed-cycle timer interrupt function

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1A	Timer Counter 0	128	64	32	16	8	4	2	1
1B	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256
1C	Extension Register	FSEL1	FSEL0	USEL	**TE**	WADA	**TSEL2**	**TSEL1**	**TSEL0**
1D	Flag Register	VBLF	o	UF	**TF**	AF	RSF	VLF	VBFF
1E	Control Register0	***TEST***	STOP	UIE	**TIE**	AIE	**TSTP**	**TBKON**	**TBKE**

∗ Before entering operation settings, we recommend first clearing the TE bit to "0" .

∗ When the fixed-cycle timer function is not being used, the fixed-cycle Timer Counter0,1 register can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits.

1) Down counter for fixed-cycle timer (Timer Counter 1, 0)

This register is used to set the default (preset) value for the counter. Any count value from 1 (0001 h) to 65535 (FFFFh) can be set.
Be sure to write "0" to the TE bit before writing the preset value.

∗ When TE=0, read out data of timer counter is default(Preset) value.And when TE=1, read out data of timer counter is just counting value.But, when access to timer counter data, counting value is not held. Therefore, for example, perform twice read access to obtain right data, and a way to adopt the case that two data accorded is necessary.

2) TSEL2, TSEL1, TESL0 bit

The combination of these three bits is used to set the countdown period (source clock) for this function.

TSEL2 (bit 2)	TSEL1 (bit 1)	TSEL0 (bit 0)	Source clock	Auto reset time tRTN
0	0	0	4096 Hz /Once per 244.14 μs	122 μs
0	0	1	64 Hz /Once per 15.625 ms	7.813 ms
0	1	0	1 Hz /Once per second	7.813 ms
0	1	1	1/60 Hz /Once per minute	7.813 ms
1	0	0	1/3600 Hz /Once per hour	7.813 ms

∗1) The /IRQ pin's auto reset time (tRTN) varies as shown above according to the source clock setting.

∗2) The first countdown shortens than a source clock.
When selected 4,096Hz / 64HZ / 1Hz as a source clock, one period of error occurs at the maximum.
When selected1/60Hz / 1/3600Hz as a source clock, 1Hz of error occurs at the maximum.

The example of the error of the first countdown: A value to preset is 0004h



Inside counter block diagram



∗ Cannot read the count value that is lower than a selected source clock.

3) TE bit (Timer Enable)

When TE bit is "0", the default (preset) can be checked by reading this register.

TE	Data	Description
Write	0	Stops fixed-cycle timer interrupt function. ∗ Clearing this bit to zero does not enable the /IRQ low output status to be cleared (to Hi-z).
	1	Starts fixed-cycle timer interrupt function. ∗ The countdown that starts when the TE bit value changes from "0" to "1" always begins from the preset value.

4) TF bit (Timer Flag)

This is a flag bit that retains the result when a fixed-cycle timer interrupt event is detected.

TF	Data	Description
Write	0	The TF bit is cleared to zero to prepare for the next status detection ∗ Clearing this bit to zero does not enable the /IRQ low output status to be cleared (to Hi-z).
	1	This bit is invalid after a "1" has been written to it.
Read	0	–
	1	Fixed-cycle timer interrupt events are detected. (Result is retained until this bit is cleared to zero.)

5) TIE bit (Timer Interrupt Enable)

This bit is used to control output of interrupt signals from the /IRQ pin when a fixed-cycle timer interrupt event has occurred.

TIE	Data	Description
Write	0	1) When a fixed-cycle timer interrupt event occurs, an interrupt signal is not generated. 2) When a fixed-cycle timer interrupt event occurs, the interrupt signal is canceled (/IRQ status changes from low to Hi-z).
	1	When a fixed-cycle timer interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-z to low).

6) TBKON, TBKE bit

This function selects the operation time with the main power supply or the operation time with the backup power supply. The count value is added.

operation	TBKE	TBKON	Description
Write	0	X	This setting counts normal mode and backup mode.
	1	0	This setting counts it at time of normal mode(V_{DD} operation)
		1	This setting counts it at time of backup mode (V_{BAT} operation)

7) TSTP bit (Timer Stop)

This bit is used to stop fixed-cycle timer count down.

operation	STOP	TBKE	TSTP	Description
Write	0	0	0	Writing a "0" to this bit cancels stop status (restarts timer count down). ∗The reopening value of the countdown is a stopping value
			1	Count stops.
		1	X	Setting of TSTP value becomes invalid, and the count does not stop even if set it in TSTP="1".
	1	X	X	The count stops at the time of the setting of 64Hz, 1Hz,1/60Hz,1/3600Hz.

13.2.3. Fixed-cycle timer start timing

SPI setting

Counting down of the fixed-cycle timer value starts at the rising edge of the CLK signal that occurs when the TE value is changed from "0" to "1".



I^2C setting

Counting down of the fixed-cycle timer value starts at the rising edge of the SCL (ACK output) signal that occurs when the TE value is changed from "0" to "1".



13.2.4. Fixed-cycle timer interrupt interval (example)

The combination of the source clock settings and fixed-cycle timer countdown setting sets interrupt interval, as shown in the following examples.

Timer Counter setting 1 ~ 65535	Source clock				
	4096 Hz TSEL2 = 0 TSEL1, 0 = 0, 0	64 Hz TSEL2 = 0 TSEL1, 0 = 0, 1	1 Hz TSEL2 = 0 TSEL1, 0 = 1, 0	1 / 60 Hz TSEL2 = 0 TSEL1, 0 = 1, 1	1 / 3600 Hz TSEL2 = 1 TSEL1, 0 = 0, 0
0	–	–	–	–	–
1	244.14 μs	15.625 ms	1 s	1 min	1 h
:	:	:	:	:	:
410	100.10 ms	6.406 s	410 s	410 min	410 h
:	:	:	:	:	:
3840	0.9375 s	60.000 s	3840 s	3840 min	3840 h
:	:	:	:	:	:
4096	1.0000 s	64.000 s	4096 s	4096 min	4096 h
:	:	:	:	:	:
65535	15.9998 s	1023.984 s	65535 s	65535 min	65535 h

13.2.5. Diagram of fixed-cycle timer interrupt function



∗ After the interrupt event that occurs when the count value changes from 0001h to 0000h, the counter automatically reloads the preset value and again starts to count down. (Repeated operation)

∗ The count down that starts when the TE bit value changes from "0" to "1" always begins from the preset value.

13.3. Alarm Interrupt Function

The alarm interrupt function generates interrupt events for alarm settings such as date, day, hour, and minute settings.
When an interrupt event occurs, the AF bit value is set to "1" and the /IRQ pin goes to low level to indicate that an event has occurred. AF bit and /IRQ output change after 1.46ms from alarm agreement at the maximum.

∗ /IRQ="L" output when occurs alarm interruption event is not cancelled automatically unless giving intentional cancellation and /IRQ="L" is maintained.

13.3.1. Related registers for Alarm interrupt functions.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
17	MIN Alarm	**AE**	40	20	10	8	4	2	1
18	HOUR Alarm	**AE**	•	20	10	8	4	2	1
19	WEEK Alarm	**AE**	6	5	4	3	2	1	0
	DAY Alarm		•	20	10	8	4	2	1
1C	Extension Register	FSEL1	FSEL0	USEL	TE	**WADA**	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	o	UF	TF	**AF**	RSF	VLF	VBFF
1E	Control Register0	***TEST***	STOP	UIE	TIE	**AIE**	TSTP	TBKON	TBKE

∗ Before entering settings for operations, we recommend writing a "0" to the AIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.
∗ When the STOP bit value is "1" alarm interrupt events do not occur.
∗ When the alarm interrupt function is not being used, the Alarm registers can be used as a RAM register. In such cases, be sure to write "0" to the AIE bit.
∗ Even if use alarm register as RAM register, inside of RTC is processed as alarm setting, therefore it is able to prevent unintentional alarm occurrence (/IRQ="L" occurrence) due to unexpected agreement with writing data and timer condition by means of setting to AIE="0".

1) Alarm registers

In the WEEK alarm /Day alarm register, the setting selected via the WADA bit determines whether WEEK alarm data or DAY alarm data will be set. If WEEK has been selected via the WADA bit, multiple days can be set (such as Monday, Wednesday, Friday, Saturday).

∗1) The register that "1" was set to "AE" bit, doesn't compare alarm.
(Example) Write 80h (AE = "1") to the WEEK Alarm /DAY Alarm register:
Only the hour and minute settings are used as alarm comparison targets. The week and date settings are not used as alarm comparison targets.
As a result, alarm occurs if only an hour and minute accords with alarm data.

∗2) If all three AE bit values are "1" the week/date settings are ignored and an alarm interrupt event will occur once per minute.

∗3) Even if the current date/time is used as the setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).

2) WADA bit (Week Alarm / Day Alarm Select)

The alarm interrupt function uses either "Day" or "Week" as its target. The WADA bit is used to specify either WEEK or DAY as the target for alarm interrupt events.

WADA	Data	Description
Write	0	Sets WEEK as target of alarm function
	1	Sets DAY as target of alarm function

3) AF bit (Alarm Flag)

When this flag bit value is already set to "0", occurrence of an alarm interrupt event changes it to "1". When this flag bit value is "1", its value is retained until a "0" is written to it.

AF	Data	Description
Write	0	Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-z) when an alarm interrupt event has occurred.
	1	This bit is invalid after a "1" has been written to it.
Read	0	–
	1	Alarm interrupt events are detected. (Result is retained until this bit is cleared to zero.)

4) AIE bit (Alarm Interrupt Enable)

This bit is used to control output of interrupt signals from the /IRQ pin when an Alarm interrupt event has occurred.

AIE	Data	Description
Write	0	1) When an alarm interrupt event occurs, an interrupt signal is not generated or is canceled (/IRQ status remains Hi-z). 2) When an alarm interrupt event occurs, the interrupt signal is canceled (/IRQ status changes from low to Hi-z).
	1	When an alarm interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-z to low).

∗The AIE bit is only output control of the /IRQ terminal. It is necessary to clear an AF flag to cancel alarm.

13.3.2. Examples of alarm settings

1) Example of alarm settings when "Week" has been specified (and WADA bit = "0")

Week is specified WADA bit = "0"	Week Alarm bit 7 AE	bit 6 S	bit 5 F	bit 4 T	bit 3 W	bit 2 T	bit 1 M	bit 0 S	HOUR Alarm	MIN Alarm
Monday through Friday, at 7:00 AM ∗ Minute value is ignored	0	0	1	1	1	1	1	0	07 h	AE bit = 1
Every Saturday and Sunday, for 30 minutes each hour ∗ Hour value is ignored	0	1	0	0	0	0	0	1	AE bit = 1	30 h
Every day, at 6:59 AM	0	1	1	1	1	1	1	1	18 h	59 h
	1	X	X	X	X	X	X	X		

X: Don't care

2) Example of alarm settings when "Day" has been specified (and WADA bit = "1")

Day is specified WADA bit = "1"	Day Alarm bit 7 AE	bit 6 •	bit 5 20	bit 4 10	bit 3 08	bit 2 04	bit 1 02	bit 0 01	HOUR Alarm	IN Alarm
First of each month, at 7:00 AM ∗ Minute value is ignored	0	0	0	0	0	0	0	1	07 h	AE bit = 1
15th of each month, for 30 minutes each hour ∗ Hour value is ignored	0	0	0	1	0	1	0	1	AE bit = 1	30 h
Every day, at 6:59 PM	1	X	X	X	X	X	X	X	18 h	59 h

X: Don't care

13.3.3. Diagram of alarm interrupt function



13.4. Time Update Interrupt Function

The time update interrupt function generates interrupt events at one-second or one-minute intervals, according to the timing of the internal clock. This /IRQ status is automatically cleared (/IRQ status changes from low level to Hi-z 7.813ms after the interrupt occurs).

13.4.1. Related registers for time update interrupt functions.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1C	Extension Register	FSEL1	FSEL0	**USEL**	TE	WADA	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	o	**UF**	TF	AF	RSF	VLF	VBFF
1E	Control Register0	***TEST***	STOP	**UIE**	TIE	AIE	TSTP	TBKON	TBKE

∗ Before entering settings for operations, we recommend writing a "0" to the UIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.

∗ When the STOP bit value is "1" time update interrupt events do not occur.

∗ Although the time update interrupt function cannot be fully stopped, if "0" is written to the UIE bit, the time update interrupt function can be prevented from changing the /IRQ pin status to low.

1) USEL bit (Update Interrupt Select)

This bit is used to select "second" update or "minute" update as the timing for generation of time update interrupt events.

USEL	Data	Description
Write	0	Selects "second update" (once per second) as the timing for generation of interrupt events
	1	Selects "minute update" (once per minute) as the timing for generation of interrupt events

2) UF bit (Update Flag)

This flag bit value changes from "0" to "1" when a time update interrupt event occurs.

UF	Data	Description
Write	0	Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-z) when an time update interrupt event has occurred.
	1	This bit is invalid after a "1" has been written to it.
Read	0	–
	1	Time update interrupt events are detected. (The result is retained until this bit is cleared to zero.)

3) UIE bit (Update Interrupt Enable)

This bit selects whether to generate an interrupt signal or to not generate it.

UIE	Data	Description
Write / Read	0	1) Does not generate an interrupt signal. (/IRQ remains Hi-z) 2) Cancels interrupt signal triggered by time update interrupt event (/IRQ changes from low to Hi-z).
	1	When an Update interrupt event occurs, an interrupt signal is generated .

13.4.2. Time update interrupt function diagram



13.5. Frequency stop detection function

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss occurs, such as due to a supply voltage drop. Once this flag bit's value is "1", its value is retained until a "0" is written to it.
During the initial power-on (from 0 V) and if the value of the VLF bit is "1" when the VLF bit is read, be sure to initialize all registers before using them.

13.5.1. Related registers for Frequency stop detection function and Voltage low detection function.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1D	Flag Register	VBLF	○	UF	TF	AF	RSF	**VLF**	VBFF

1) VLF bit

VLF	Data	Description
Write	0	The VLF is cleared to 0, and waiting for next low voltage detection.
	1	It is impossible to write in 1 to VLF.
Read	0	RTC register data are valid.
	1	RTC register data are invalid. Should be initialized of all register data. VLF is maintained till it is cleared by zero.

13.6. FOUT function [clock output function]

The clock signal can be output via the FOUT pin.
When stopped theFOUT pin output, the pin becomes the Hi-z.

13.6.1. FOUT control register.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1C	Extension Register	**FSEL1**	**FSEL0**	USEL	TE	WADA	TSEL2	TSEL1	TSEL0

13.6.2. FOUT function table.

2) FSEL1,FSEL0 bit

FSEL1	FSEL0	output
0	0	32768 Hz Output
0	1	1024 Hz Output
1	0	1 Hz Output
1	1	OFF

X: don't care

∗ At the time of the initial power-on, "0" is set to FSEL1, FSEL0.

Note: The effect of STOP bit to FOUT functions.
When STOP = "1", 32768Hz and 1024Hz output is possible.
But 1Hz output is disabled.

13.7. Battery backup switchover function

13.7.1. Description of Battery backup switchover function

It consists of the power-source detector "V_{DET1}" which detect the power down of the main power source "V_{DD}", and built-in three MOS switches located between the main power-source pin "V_{DD}" and the backup power supply pin "V_{BAT}".
In switching three MOS switchs according to the supply-voltage detection result of V_{DET1}, when an drive power source changes from V_{DD} to V_{BAT} (it shifts to a backup operation from a normal operation), it becomes possible to prevent a reverse-current (V_{BAT}->V_{DD}) of an electric current.

At the time of a backup operation, FOUT pin becomes Hi-z, and signal of serial-data input pin does not transmit inside, so floating of a pin is permitted.

13.7.2. Related register of Battery backup switchover function

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1D	Flag Register	VBLF	○	UF	TF	AF	RSF	VLF	VBFF
1F	Control Register1	SMP TSEL1	SMP TSEL0	CHG EN	INIEN	○	RS VSEL	BF VSEL1	BF VSEL0

1) CHGEN bit

Charge ON/OFF control of backup battery.

CHGEN	Data	Description
Write / Read	0	MOS-Switches are OFF (defalt setting). Don't charge backup battery
	1	MOS-Switches are automatically controlled.

Even if this bit is 0 setting, it automatically performs switchover function.

2) INIEN bit

Control of MOS-Switch starts by setting "1" to this bit. And control of CHGEN is enabled.

INIEN	Data	Description
Write / Read	0	It does not become invalid when set "1" once
	1	Control of CHGEN is possible

3) SMPTSEL1, SMPTSEL0 bit

Setting of intermittence operation time of a voltage detector circuit of each power supply pin.
It repeat the intermittence operation that a voltage detector circuit detects it for a period set in these bits.

In the case of the voltage detection, SW does OFF in sync with a detection period. Therefore when a main power supply was stopped, it can prevent the false detection caused by the electric discharge from a VBAT pin. Power switch voltage monitor (VDET2) at the time of VDD drive is always drive.Therefore I detect a drop of the VDD voltage without being concerned with intermittence operation setting

Intermittence operation period:

Power supply operation mode	SMPTSEL1,0	VDD operation (Backup battery is charging)	VDD operation (Backup battery is full charge)	VBAT operation (Backup mode)
Active period of intermittence operation. *	00b (default)	2ms	2ms	2ms
	01b	16ms	16ms	16ms
	10b	128ms	128ms	16ms
	11b	256ms	256ms	16ms
Intermittence operation period		Once/1.0s	Once /1.0s	Once /125ms

* A power supply detection circuit is an ON state, and SW between power supply pins is a period of an OFF state.(Except a VDET2 detect circuit.)
* A time value of a list is reference value.
* As for full chage detection and overdischarge detection and reset detection, the same setting is reflected.

3) BFVSEL1, BFVSEL0 bit

Setting of the full charge detection voltage of a backup battery.

BFVSEL1	BFVSEL0	Description
0	0	3.1V (default)
0	1	3.2V (T.B.D.)
1	0	3.0V (T.B.D.)
1	1	OFF (Don't stop charge)

4) VBFF bit

VBFF	Data	Description
Read	0	–
	1	Detection of full charge

This flag shows a charge state.

5) VBLF bit

VBLF	Data	Description
Write	0	Cleared to zero to prepare for the next status detection.
	1	This bit is invalid after a "1" has been written to it.
Read	0	–
	1	Detection of a voltage drop

13.7.3. Power supply control outline

Block diaglam



Timing chart of switch control and battry charge



The main power supply (VDD) voltage and power supply drive state

1) Case of voltage fall



2) Case of voltage rise



*1 When stopped the full charge detection, a condition of VDET3 is invalid



13.8. Reset output function

When the VDD voltage became more than the detection voltage, output a reset release signal from a /RST pin.

13.8.1.

1) RSVSEL-bit

Setting of voltage detection level of a VDD pin.

RSVSEL	Data	Description
Write / Read	0	$+V_{DET11}$ (1.6V) (default)
	1	$+V_{DET12}$ (2.7V)

13.9. Reading/Writing Data via the I²C Bus Interface

13.9.1. Overview of I²C-BUS

The I²C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data transfer signals, acknowledge signals, and so on.

Both the SCL and SDA signals are held at high level whenever communications are not being performed.
The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level.

13.9.2. Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition.
(However, the transfer time must be no longer than 0.95 seconds.)

13.9.3. Starting and stopping I²C bus communications



1) START condition, repeated START condition, and STOP condition

(1) START condition
- The SDA level changes from high to low while SCL is at high level.

(2) STOP condition
- This condition regulates how communications on the I²C -BUS are terminated.
The SDA level changes from low to high while SCL is at high level.

(3) Repeated START condition (RESTART condition)

- In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.

13.9.4. Slave address

The I²C-BUS devices do not have any chip select or chip enable pins. All I²C-BUS devices are memorized with a fixed unique number in it. The chip selection on the I²C-BUS is executed, when the interface starts, the master device send the required slave address to all devices on the I²C-BUS. The receiving device only reacts for interfacing, when the required slave address is agreed with its own slave address.

During in actual data transmission, the transmitted data contains the slave address and the data with R/W (read/write) bit.



13.9.5. System configuration

All ports connected to the I^{2}C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VIO line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).



Any device that controls the data transmission and data reception is defined as a "Master".
and any device that is controlled by a master device is defined as a “Slave”.
The device transmitting data is defined as a “Transmitter” and the device receiving data is defined as a receiver”

In the case of this RTC module, controllers such as a CPU are defined as master devices and the RTC module is defined as a slave device. When a device is used for both transmitting and receiving data, it is defined as either a transmitter or receiver depending on these conditions.

13.9.6. I²C bus protocol

In the following sequence descriptions, it is assumed that the CPU is the master and the RX8130 is the slave.

1) Address specification write sequence

Since the RX8130 includes an address auto increment function, once the initial address has been specified, the RX8130 increments (by one byte) the receive address each time data is transferred.

(1) CPU transfers start condition [S].
(2) CPU transmits the RX8130's slave address with the R/W bit set to write mode.
(3) Check for ACK signal from RX8130.
(4) CPU transmits write address to RX8130.
(5) Check for ACK signal from RX8130.
(6) CPU transfers write data to the address specified at (4) above.
(7) Check for ACK signal from RX8130.
(8) Repeat (6) and (7) if necessary. Addresses are automatically incremented.
(9) CPU transfers stop condition [P].



2) Address specification read sequence

After using write mode to write the address to be read, set read mode to read the actual data.

(1) CPU transfers start condition [S].
(2) CPU transmits the RX8130's slave address with the R/W bit set to write mode.
(3) Check for ACK signal from RX8130.
(4) CPU transfers address for reading from RX8130.
(5) Check for ACK signal from RX8130.
(6) CPU transfers RESTART condition [Sr] (in which case, CPU does not transfer a STOP condition [P]).
(7) CPU transfers RX8130's slave address with the R/W bit set to read mode.
(8) Check for ACK signal from RX8130 (from this point on, the CPU is the receiver and the RX8130 is the transmitter).
(9) Data from address specified at (4) above is output by the RX8130.
(10) CPU transfers ACK signal to RX8130.
(11) Repeat (9) and (10) if necessary. Read addresses are automatically incremented.
(12) CPU transfers ACK signal for "1".
(13) CPU transfers stop condition [P].



3) Read sequence when address is not specified

Once read mode has been initially set, data can be read immediately. In such cases, the address for each read operation is the previously accessed address + 1.

(1) CPU transfers start condition [S].
(2) CPU transmits the RX8130's slave address with the R/W bit set to read mode.
(3) Check for ACK signal from RX8130 (from this point on, the CPU is the receiver and the RX8130 is the transmitter).
(4) Data is output from the RX8130 to the address following the end of the previously accessed address.
(5) CPU transfers ACK signal to RX8130.
(6) Repeat (4) and (5) if necessary. Read addresses are automatically incremented in the RX8130.
(7) CPU transfers ACK signal for "1".
(8) CPU transfers stop condition [P].