

Application Manual

Preliminary Programmable Voltage Controlled Oscillator **VG7050ECN**

OUT-13-0626

SEIKO EPSON CORPORATION

NOTICE

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific applications that require extremely high reliability, such as the applications stated below, you must obtain permission from Seiko Epson in advance.

Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.

 All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

Table of Contents

1. Overview

Programmable Voltage Controlled Oscillator: VG7050ECN is a low jitter programmable VCXO at any frequency. VG7050ECN consists of VCXO, PLL and LVPECL output buffer. Its output frequency is programmable from 50 MHz to 800 MHz with almost 2 ppb resolution.

VCXO supplies stable reference clock to PLL with fundamental tone crystal. Kv of VCXO can be programmed via l²C interface.

PLL consists of a low jitter fractional-N PLL technology. The components for loop filter are embedded into IC, so no external component is needed.

- Programmable clock output frequency from 50 MHz to 800 MHz
- Frequency setting resolution is around 2 ppb
- Kv is programmable
- Low jitter and high reliability clock source from the fundamental tone internal crystal
- Low jitter and low noise PLL
- Four power-up default frequency
- Factory preset device options
	- OE polarity
	- Output standby type: Hi-Z or OUT = "L", OUTN = "H"
	- I^2C interface slave address
- Embedded resistors and capacitors for oscillator and loop filter for PLL
- \bullet I²C interface
- LVPECL output
- 10-pin ceramic 5 x 7 mm package
- 2.5 V or 3.3 V supply voltage modes
- \bullet -40 °C ~ +85 °C ambient operating temperature
- Pb-free / RoHS-compliant

2. Part Number

3. Block Diagram

* If OE pin is configured as active low, OE pin is pulled down to GND with internal pull down resistor.

Figure 3.1. VG7050ECN Block Diagram

4. Pin Assignments

4.1. Pin Assignments

4.2. Pin Descriptions

5. Electrical Characteristics

5.1. Absolute Maximum Ratings

5.2. DC Characteristics

V_{CC} = 3.3 V ± 10% or 2.5 V ± 5%, GND = 0 V, Ta = -40 ~ +85 °C							
Item	Symbol	Conditions	Min.	Typ.	Max.	Units	
Pull-up voltage	V _{PU}	SDA, SCL	V_{CC} x 0.7	$\overline{}$	3.630	V	
High level input voltage 1	V _{HH1}	OE, FSEL0, FSEL1	V_{CC} x 0.7	$\overline{}$	$V_{\rm CC}$ + 0.3	V	
High level input voltage 2	V _{IH2}	SDA, SCL, Pull Up Voltage = V_{PU}	V_{CC} x 0.7	$\overline{}$	3.630	V	
Low level input voltage	V_{IL}	SDA, SCL, OE, FSEL0, FSEL1	-0.3	\blacksquare	V_{CC} x 0.3	V	
High level input current 1	I H ₁	SDA, SCL, OE (Active High), FSEL0, FSEL1	$\overline{}$	-	2	μA	
High level input current 2	I _{IH2}	V_{CC} = 3.3 V ± 10%, OE (Active Low)			170	μA	
		V_{CC} = 2.5 V ± 5%, OE (Active Low)			100		
Low level input current 1	I⊫1	SDA, SCL, OE (Active Low), FSEL0, FSEL1	-2			μA	
Low level input current 2	I_{12}	V_{CC} = 3.3 V ± 10%, OE (Active High)	-70			μA	
		V_{CC} = 2.5 V ± 5%, OE (Active High)	-35				
Low level output voltage	V _{OL}	SDA, at 3 mA sink current	0	$\overline{}$	0.4	V	
Low level output current	I_{OL}	SDA, $V_{OL} = 0.4 V$	3	$\overline{}$		mA	
Pull-up resistor R_{UP}		OE (Active High)		85		$k\Omega$	
	R _{DOWN}	OE (Active Low), FSEL0, FSEL1		35	۰.		
Input Capacitance ¹	C_{IN}	OE, SDA, SCL, FSEL0, FSEL1	$\overline{}$	5	$\overline{}$	рF	
		Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.					

5.3. AC Characteristics

Table 5.3. Output Frequency Characteristics

Note 3: f_{XTAL} = 114.144 MHz, Ta = +25 °C, V_{CC} = 3.3 V, V_C = 1.65 V, KV = 0x0.

Note 4: f_{XTAL} = 114.144 MHz, Ta = +25 °C, V_{CC} = 2.5 V, V_C = 1.25 V, KV = 0x0.

Note 5: The output clock may contain spurious that depends on the settings of fo, f_{XTAL} , PLL and output divider. The RMS jitter may be worse, if the spurious is in integration range of RMS jitter. For more information, please contact us.

Frequency Change Time

Phase Noise Test Circuit

Table 5.4. Serial Interface

Serial Interface

5.4. VCXO Control Voltage Input (VC)

Table 5.5. VCXO Control Voltage Input (VC) Characteristics (1)

Note: Guaranteed by design, characterization, and/or simulation only and not production teste

5.5. LVPECL

Table 5.7. LVPECL

Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.

Output Rise/Fall Time, Symmetry (duty cycle)

Output AC Test Circuit

OE function (Active High)

5.6. Startup

Note 2: Guaranteed by design, characterization, and/or simulation only and not production tested.

a) Output standby type: Hi-Z

Start-Up Time

6. Functions

6.1. Overview

The VG7050ECN has a VCXO, PLL and output buffer unit. The VCXO unit is composed of a fundamental mode crystal that generates stable reference clock for PLL. Kv of VCXO can be programmed via I^2C interface. For best phase noise performance, Kv can be selected the lowest setting that meets the requirements of the application. The output frequency is determined by the feedback divider and the output divider. The feedback divider can offer not only integer setting that achieves lower jitter, but also fractional setting that provides frequency in ppb resolution.

The device's default output frequency and Kv are set at the factory and can be reprogrammed via I^2C bus. Once the device is powered down, it will return to its factory-set default setting.

6.2. Setting of the Kv

The VG7050ECN has Voltage Control function in its crystal oscillation circuit. The Kv value, pull range sensitivity of the V_c function, is the factory default value when the device is powered on. It can be reprogrammed by setting the KV.KV register through I²C bus.

Register	Setting	Kv [*]
KV.KV	$0xC \sim 0xF$ Forbidden	
	0xB	Min
	\cdots	.
	0x0	Max

Table 6.1. Setting of the Kv

***Please refer to the Kv values for the [Table 5.6](#page-13-1)**

6.3. Setting of the Output Frequency

6.3.1. **Calculation of the Frequency Setting**

The output frequency (f_O) is determined by the VCO frequency (f_{VCO}) and the output divider (ODIV). This is shown:

$$
f_o = \frac{f_{Vco}}{ODIV}
$$
 (1)

The VCO frequency must be from 2.55 GHz to 3.20 GHz. Base on the relation between this limit and the formula (1), ODIV is calculated from the $f₀$ as shown in [Table 6.2.](#page-18-0)

The VCO frequency is determined by the reference frequency (f_{REF}) from the VCXO and the feedback divider (N). The feedback divider (N) consists of both a 6-bit integer portion (N_{INT}) and a 24-bit fractional portion (N_{FRAC}) and provides the means for high-resolution frequency generation. The VCO frequency is calculated by:

$$
f_{VCO} = f_{REF} \times N
$$

= $f_{REF} \times \left(N_{INT} + \frac{N_{FRAC}}{2^{24}}\right)$

$f_{\rm O}$ [MHz]	ODIV	ODIV.ODIV register setting
$50 - 57$	56	0xF
$53 - 67$	48	0xE
$64 - 80$	40	0xD
$80 - 100$	32	0xC
$91 - 114$	28	0xB
$106 - 133$	24	0xA
$128 - 160$	20	0x9
$159 - 200$	16	0x8
$182 - 229$	14	0x7
$213 - 267$	12	0x6
$255 - 320$	10	0x5
$319 - 400$	8	0x4
$364 - 457$	7	0x3
$425 - 533$	6	0x2
$510 - 640$	5	0x1
$638 - 800$	4	0x0

Table 6.2. f_0 and ODIV

The output frequency (f_O) is shown:

$$
f_O = \frac{f_{VCO}}{ODIV}
$$

= $f_{REF} \frac{\left(N_{INT} + \frac{N_{FRAC}}{2^{24}}\right)}{ODIV}$ (3)

For example if the reference frequency (f_{REF}) is 114.144 MHz and the output frequency is 120MHz, ODIV is fixed to "24" from the [Table 6.2.](#page-18-0) The setting of N, N_{INT} , N_{FRAC} is calculated:

$$
N = N_{INT} + \frac{N_{FRAC}}{2^{24}} = \frac{f_{OUT} \times ODIV}{f_{REF}} = \frac{120.0 \times 10^6 \times 24}{114.1444444 \times 10^6} = 25.231188535690308
$$

$$
N_{INT} = floor(N) = floor(25.231188535690308) = 25
$$

$$
N_{FRAC} = (N - N_{int}) \times 2^{24} = (25.231188535690308 - 25) \times 2^{24}
$$

= 0.231188535690308 × 2²⁴

$$
\approx 3878700 = 0x3B2F2C
$$
 (6)

Depending on the fo, the ODIV may become two values.

For example if the fo is 380 MHz, ODIV can be 7 or 8. Even if either of the ODIV values is selected, the same fo can be gained by setting NINT and NFRAC but phase noise included in the output signal become different. Please evaluate the performances fully in your actual usage environment and select the ODIV.

 N_{FRAC} is a 24-bit value. By setting 6 bit of N_{INT} and 20 bit of N_{INT} frequency resolution is 10 ppb order. The lower 4 bit of the rest of the N_{FRAC} corresponds to the setting of the frequency in 1ppb order. By setting these values, the output frequency is changed very small, but the spurious of the output signal may change significantly. Please evaluate the performances fully in your actual usage environment and fix the lower 4 bit of the N_{FRAC} .

(4)

(5)

6.3.2. **Reconfiguring Frequency Setting**

The VG7050ECN has four sets of "user register", "user register selector" and a "PLL register". The user register stores ODIV, NINT and NFRAC. It can be reprogrammed at any time when I²C bus is available. The user resister selector is controlled by FSEL0 and FSEL1 pins. It selects one frequency settings (ODIV, NINT and NFRAC) from the four sets of user register. The PLL register is connected directly to the PLL.

When the device is powered on, the default value programmed in the non-volatile memory is automatically fetched to the four sets of user register. The user register selector selects frequency settings from them, and then it is loaded by the PLL register.

After power up, the user may change output frequency selection from the factory programmed four frequency by changing FSEL0 and FSEL1 pins. When VG7050ECN detect the change of FSEL0 and FSEL1 pins, clock output momentary stops. The, the PLL register is updated by the user register selected by FSEL0 and FSEL1 pins, PLL calibration is executed, and then clock output resumes at new frequency.

Table 6.3 Frequency selection by FSEL0 and FSEL1 pins

The user may change output frequency different than that programmed by the factory. VG7050ECN has two frequency change method, a) clock stops momently and PLL calibration, b) clock output continuously and no PLL calibration. With method "a", new output frequency can be set as any frequency. With method "b", the change of output frequency is limited within ±500 ppm.

6.3.2.1. Output Frequency Change to Any Frequency with PLL Calibration

The frequency change procedure is shown in **[Figure 6.1](#page-20-0)**.

If the user write a different ODIVn, NINTn, NFRAC_Hn, NFRAC_Mn, NFRAC_Ln; n = 0, 1, 2 or 3, the user writes to a configuration which is not currently selected by FSEL0 and FSEL1 pins and then change to that configuration after the I^2C transaction has completed. Changing the FSEL0 and FSEL 1 pins controls results in an immediate output clock halt, PLL calibration, and then output clock resumes at new frequency.

If FSEL0 and FSEL1 pins are fixed, the user writes to a configuration which is currently selected by FSEL0 and FSEL1 pins, and writes 1 to the PLL_CTRL.NEW_FREQ register. It also results in an immediate output clock halt, PLL calibration, and then output clock resumes at new frequency.

Both method results in PLL calibration for new output frequency, optimum jitter performance is achieved. These methods establish a new center frequency. Circuitry receiving a clock from the VG7050ECN that is sensitive to glitches or runt pulses may have to be reset once this process is complete.

6.3.2.2. Output Frequency Small Change without PLL Calibration

The user may change output frequency without clock pause. With this method, PLL calibration is not executed and frequency change window is limited within ±500 ppm from the center frequency as shown in [Figure 6.2](#page-21-0)

Figure 6.2 VCO frequency range

Frequency change procedure is shown in [Figure 6.3.](#page-21-1) The user may write new frequency settings to the user resister (NINT, NFRAC only) which is selected by FSEL0 and FSEL1 pins, and then the user write 1 to the PLL_CTRL.SML_CHG register. It results in a change of output frequency without clock output pause.

PLL calibration is not preceded in this method; therefore the jitter performance may not be optimum. During output frequency change, the output frequency might temporarily be outside the frequency band between old frequency and new frequency.

Figure 6.3 Frequency change procedure without PLL calibration

6.4. I ²C Interface

Connection of I² 6.4.1. **C Bus**

The VG7050ECN can be used as a slave device of I^2C bus. The I^2C bus is composed of serial data line (SDA) and serial clock (SCL). The lines need to be both pulled up by external resistors. Electric level of the pull up resistor need to be above the Vcc so these are recommended to be pulled up to the Vcc. Also slave address of the slave devices on the I²C bus must be unique.

Figure 6.4. Connection of I²C bus

I 2 6.4.2. **C Bus Protocols Supported by the VG7050ECN**

I2C bus protocols that can be supported by the VG7050ECN are shown in the below [Table 6.4.](#page-23-2)

6.4.3. **START Condition and STOP Condition**

Data communication on the I^2C bus starts by START condition (S). The START condition means that SDA changes from "H" to "L" when SCL is at "H". When the START condition occurs, I^2C bus becomes busy.

Data communication on the I^2C bus can be terminated by STOP condition (P). The STOP condition means that SDA changes from "L" to "H" when SCL is at "H". When the STOP condition occurs, I²C bus becomes free.

When I²C bus is busy, instead of STOP condition START condition can be generated, which is called repeated START condition (Sr). The I^2C bus maintains busy status. If the START or repeated START condition is received, I²C interface circuit of the VG7050ECN is always reset, even if these START conditions are not positioned according to the proper format.

Figure 6.5. START and STOP condition

6.4.4. **Byte Format and ACK/NACK**

Data transmission and reception on I^2C is done in a unit of 8 bit = 1 byte. Each byte is followed by acknowledge bit. Data is transmitted by MSB first. Including acknowledge bit all SCL pulses are generated by Master.

The Acknowledge signal (ACK: A) is defined as follows: the transmitter (master transmitter or slave transmitter) releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line "L" and it remains stable "L" during the "H" period of this clock pulse. When SDA remains "H" during this ninth clock pulse, this is defined as the Not Acknowledge signal (NACK: A).

6.4.5. **Read/Write to Register**

Procedure of Read/Write to register is shown in the below [Figure 6.6.](#page-24-2) The VG7050ECN can Read/Write single or multi byte data. The VG7050ECN slave address is 0x37.

Figure 6.6. Read/Write from/to register by I²C bus

 \overline{A} : Not Acknowledge (SDA = "H")

7. Registers

7.1. List of Registers

Note: Please do not write values in the addresses that are not mentioned in this list. Please write 0 in the bit that is not defined.

7.2. Product Code 0 Register

7.3. Product Code 1 Register

7.4. Revision Code Register

7.5. ID Code 0 Register

7.6. ID Code 1 Register

7.7. ODIV Register

7.8. NINT Register

7.9. NFRAC Register

7.10.PLL Control Register

PLL_CTRL0 and PLL_CTRL1 is an address shared register.

7.11.FSEL Status Register

7.12.KV Register

8. Dimensions

9. Device Marking

 The above marking layout shows only marking contents and their approximate position, not actual font, size and exact position.

10.Soldering Pattern

Example of patterning design indicated as follows. In an actual design, please consider mounting density, the reliability of soldering, etc. and check whether performance is optimal.

11. Application Note

- 1. This device contains a crystal resonator, so please do not expose to excessive shock or vibration. The internal crystal resonator might be damaged in case that too much shock or vibration is produced mechanically. Be sure to check your machine condition in advance.
- 2. This device is made with C-MOS IC. Please take necessary precautions to prevent damage due to electrostatic discharge.
- 3. We recommend to use and store under room temperature and normal humidity to secure frequency accuracy and prevent moisture.
- 4. We will announce the discontinuance and switch to our successor before six months or more.
- 5. Recommendation reflow times are less than 3 times.

When there was a soldering error, please do alteration with a soldering iron. In this case, the iron ahead is equal to or less than +350 ºC and asks within 5 s.

In case that this device is reflow soldered on the back side of your circuit board, please carefully verify the device is properly secured to prevent coming detached from card.

Soldering method

- 6. Ultrasonic cleaning can be used on this product, however, since the oscillator might be damaged under some conditions, please exercise caution in advance.
- 7. Protection against periodically mechanical vibration

While there is any given shock or mechanical vibration periodically to crystal products, such as, a cooling fan, a piezo sounder, a piezo buzzer, and a speaker to crystal products, output frequency and amplitude can be changed. Especially the quality of telecommunication equipment could be affected by this phenomenon. Although Epson's crystal products are designed to minimize the effect of mechanical vibration, we recommend checking them in advance.

8. The metal part of the surface (metal cap) is connected to GND #3 pin. Please take necessary precautions to prevent short circuit to GND by contact with the metal cap.

9. Side leads as shown below are connected to IC internally. Therefore be careful for short or a fall of insulation resistance.

- 10. V_{CC} and GND pattern shall be as large as possible so that high frequency impedance shall be small.
- 11. Seiko Epson doesn't recommend to power on from intermediate electric voltage or extreme fast power on. Those powering conditions may cause no oscillation or abnormal oscillation.
- 12. Please design the output lines by characteristic impedance 50 Ω and try to make the output lines as short as possible. A long output line may cause irregular output. Other high level signal lines may cause incorrect operation, so please do not place high-level signal line close to this device.
- 13. If OE (Active High), SDA or SCL pin is not used, please connect them to V_{CC} . In order to suppress surge, resister may be used for OE pin.
- 14. If output pin is connected to the ground when supply voltage is applied to product, the internal elements can be destroyed. So please use the products that always have connection with load resistance.

■ Example of VG7050ECN schematic layout

This figure shows an example of this product's application schematic.

As with any high speed analog circuitry, the power supply pins for VG7050ECN are vulnerable to noise. In order to achieve optimum jitter performance, power isolation with filter device is required for power supply pins.

In order to achieve best performance of the power isolation filter, it is recommended that the filter composing devices is placed on the device side of the PCB as close to the power pins as possible. The component value of this filter is just an example, it may have to be adjusted.

Application Manual

AMERICA

EPSON ELECTRONICS AMERICA, INC.

EUROPE

EPSON EUROPE ELECTRONICS GmbH

HEADQUARTER Riesstrasse 15, 80992 Munich, Germany Phone: (49)-(0) 89-14005-0 Fax: (49)-(0) 89-14005-110 http://www.epson-electronics.de

ASIA

SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

<http://www5.epsondevice.com/en/quartz/index.html>