

# **Application Manual**

**RF** Transmitter Module

# SR3225SAA

**SEIKO EPSON CORPORATION** 

## NOTICE

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or by any means without written permission from Seiko Epson Corporation ("Seiko Epson").
- The information contained in this material is for reference only. Seiko Epson assumes no liability whatsoever associated with the use or misuse of such information. This material does not grant license to any patent or intellectual property rights.
- When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- You are requested not to use the products and/or any technical information furnished herewith for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested not to make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. For specific applications that require extremely high accuracy, precision, and reliability, you must obtain permission from Seiko Epson in advance. Examples of such applications include but not limited to, space equipment (artificial satellites, rockets, etc.), vehicles and transportation related equipment (aircraft, trains, vessels, etc.), medical instruments to sustain life, submarine transmitters, power stations and related equipment, firework equipment, security equipment, and traffic control equipment.
- All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective owners.

## **Table of Contents**

1.	Ov	erview	1
2.	Pa	rt Number	2
3.	Blo	ock Diagram	3
4	Pir	Assignments	4
<b></b> -	1 m l.1.	Pin Assignments	.4
4	1.2.	Pin Descriptions	.4
5	Fle	etrical Characteristics	5
5.	51.	Absolute Maximum Rating	5
5	5.2.	DC Characteristics	.6
5	5.3.	AC Characteristics	.8
6.	Fm	nction Description	12
•. (	- u.	Outline	12
(	5.2.	SPI Interface	12
	6.2.	1. SPI interface mode change	13
	6.2.	2. SFR access command	14
	6.2.	3. SPI checksum	16
	0.2.4	4. Iransmit command	17
Ċ	<b>63</b>	1 State transition	21 21
	Overview       -         Part Number       -         Block Diagram       -         Pin Assignments       -         4.1 Pin Assignments       -         4.2 Pin Descriptions       -         5. Electrical Characteristics       -         5.1 A Characteristics       -         5.2 DC Characteristics       -         5.3 AC Characteristics       -         5.4 Characteristics       -         6.1 SPI Interface mode change       1         6.2.1 SPI interface mode change       1         6.2.2 SFR access command       1         6.2.3 PI checksum       1         6.2.4 Transmit command       1         6.3 Operating Modes       2         6.3.1 State transition       2         6.3.2 Control signal timing       2         6.3.3 Control signal timing       2         6.4.1 Calculation for the frequency setting value       2         6.5.1 FSK Modulator       2         6.6.1 ASK modulation       2         6.6.2 Soft-ASK       2         6.6.3 Step Ket deviation setting       2         6.6.2 Soft-ASK       2         6.6.3 ASK modulation       2         6.6.4 Coutput Power Settin		22
e	5.4.	Output Frequency Setting	23
	6.4.	1. Calculation for the frequency setting value	23
6	5.5.	FSK Modulator	25
	6.5.	1. FSK deviation setting	25
	6.5.	2. Soft-FSK	26
6	5.6.	Output Power Setting	26
	6.6.	1. ASK modulation	26
	0.0. 6.6	2. SOIL-ASK	20 28
f	6.7.	Fail-safe Function	29
	6.7.	1. PLL Loss of Lock detection	29
	6.7.	2. VCO auto-calibration error detection	29
	6.7.	3. Under voltage detection	29
e	5.8.	Clock Output (CKOUT) Function	31
	6.8.	1. Frequency divider	31 22
	0.o. 6.8	2. Frequency divider setting	32 33
f	5.9.	Status Monitor	33
``	6.9.	1. Transition counter	33
	6.9.	2. Oscillation status monitor	33
7.	SF	R (Special Function Register)	34
7	<b>7.1</b> .	SFR List	34
7	.2.	PLL Fractional Setting: Frequency Channel 1	35
7	<b>7.3</b> .	PLL Fractional Setting: Frequency Channel 2	35
7	<b>7.4</b> .	PLL Integer Setting: Frequency Channel 1 and 2	35

## <u>SR3225S</u>AA

## **EPSON**

7.5.	PLL Fractional Setting: Frequency Channel 3	36
7.6.	PLL Fractional Setting: Frequency Channel 4	36
7.7.	PLL Integer Setting: Frequency Channel 3 and 4	36
7.8.	FSK Deviation Setting, Output Divider Setting, and CKOUT Slew Rate Control Setting	37
7.9.	FSK Deviation Setting	37
7.10.	ASK Modulation Control 0	38
7.11.	ASK Modulation Control 1	38
7.12.	ASK Modulation Control 2	39
7.13.	Soft-ASK Modulation Setting	39
7.14.	Soft-FSK Modulation Setting	40
7.15.	CKOUT / Bitrate Signal Divider Setting 1	40
7.16	CKOUT / Bitrate Signal Divider Setting 2	41
7.17.	Under Voltage Detection / Antenna Tuning Setting	42
7.18.	Error Detection Status	43
7.19.	Transmitter Control	44
7.20.	SPI Checksum	45
8. D	imensions	46
9. M	larking	47
10. Se	oldering Pattern	48
11. A	pplication Note	49
12. A	pplication Manual Revision History	51

## 1. Overview

RF transmitter module SR3225SAA is a wireless transmitter module for the UHF range. This module houses a crystal resonator, capacitors for an oscillation circuit, a PLL, and a Power Amp in a 3.2 mm x 2.5 mm ceramic package. The crystal resonator is optimally matched with the IC at the factory. The SR3225SAA is ideal for small wireless transmitters because wireless transmission can be achieved simply by combining it with an external controller.

- Output frequency range: 300 MHz to 465 MHz (0.25 kHz Step), 600 MHz to 930 MHz (0.49 kHz Step)
- $\Delta$ - $\Sigma$  fractional-N PLL
- Programmable power amplifier (PA) output power: -15 dBm to 1dBm, -5 dBm to 11 dBm for each 64 steps
- Modulation types: ASK/OOK/FSK with Soft-ASK and/or Soft FSK shaping
- Multi-channel (up to 4 channels), channel hopping capability
- 3-wire/4-wire SPI interface for Special Function Register (SFR)
- SFR (Special Function Register)
- Fail-safe mechanism (PLL Loss of Lock: LOL, VCO auto-calibration error, Under Voltage Detection: UVD)
- Embedded 32 MHz crystal resonator and crystal oscillation circuit
- Synchronous transmission mode with crystal clock
- Programmable clock output via CKOUT
- Programmable voltage threshold of Under Voltage Detection (UVD): 4 step (1.8 V to 2.4 V)
- 10-pin ceramic 3.2 mm x 2.5 mm package
- Supply voltage 1.8 V to 3.6 V
- Operating temperature: -40°C to +85°C
- Pb-free/RoHS-compliant

## 2. Part Number



## 3. Block Diagram



Figure 3.1 Block Diagram

## 4. Pin Assignments

## 4.1. Pin Assignments



## 4.2. Pin Descriptions

#### **Table 4.1 Pin Descriptions**

No.	Pin Name	Туре		Function
1	TEST1	Input/Output	Pull-down	Test pin/ TxDATA input / SPI interface pin
				Leave floating and make no external connections to this pin if the
				function of this pin is unused.
2	EN	Input	Pull-down	Enable input, SPI interface pin
3	SCK	Input	Pull-down	SPI clock input
4	SDIO	Input/Output	Pull-down	SPI data input/output
5	CKOUT	Output	-	Clock output
6	VSSPA	Power	-	GND for PA
7	PAOUT	Output	-	Power Amp output
8	RFC	Output	-	RF choke coil
9	VDD	Power	-	Positive power supply
10	VSS	Power	-	GND

## **5.** Electrical Characteristics

## 5.1. Absolute Maximum Rating

Itom	Symbol	Condition		Unit			
nem	Symbol	Condition	Min.	Тур.	Max.	UIII	
Supply voltage	VDD	VSS = 0 V	-0.3	-	4.0	V	
Input voltage	V <sub>in</sub>	VSS = 0 V	VSS – 0.3	-	VDD + 0.3	V	
Storage temperature	Tstg	Store as bare product	-40	-	+125	°C	

## 5.2. DC Characteristics

			VSS =	= 0 V, Ta =	$= -40^{\circ}C$ to	+85°C
Itom	Symbol	Condition		Standard		Linit
nem	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	VDD	-	1.8	3.0	3.6	V
Supply current Powerdown	I <sub>DDPD</sub>	$VDD = 3.0 V, Ta = 25^{\circ}C$	-	20	100	nA
Mode		$VDD = 3.6 V, Ta = 85 °C^{*1}$	-	-	900	
Supply current ATOSC-Active Mode	I <sub>DDAT</sub>	-	-	860	1100	μΑ
Supply current PLL-Active	I <sub>DDPLL</sub>	$F_{TX} = 315$ MHz, $F_{PLL} = 630$ MHz	-	2.2	2.5	mA
Mode		$F_{TX} = 915 \text{ MHz}, F_{PLL} = 915 \text{ MHz}^{*1}$	-	2.5	2.8	mA
Supply current	I <sub>DDTMA</sub>	$F_{TX} = 315$ MHz, HPWR = 1, PADUTY = 10	)b			
Transmitter-Active Mode		Pout = 5 dBm, $AM^* = 0x1A^{*1}$	-	10.0	11.0	
		Pout = 8 dBm, $AM^* = 0x29^{*1}$	-	12.7	13.7	mA
		Pout = $10 \text{ dBm}$ , AM* = $0x36$	-	15.0	16.0	
		$F_{TX} = 433 MHz$ , HPWR = 1, PADUTY = 10	b			
		Pout = 5 dBm, $AM^* = 0x16^{*1}$	-	10	11	
		Pout = 8 dBm, $AM^* = 0x24^{*1}$	-	12.5	13.5	mA
		Pout = 10 dBm, $AM^* = 0x30^{*1}$	-	14.5	15.5	
		$F_{TX} = 868 \text{ MHz}, \text{HPWR} = 1, \text{PADUTY} = 01$	b			
		Pout = 5 dBm, $AM^* = 0x19^{*1}$	-	11.7	12.7	
		Pout = 8 dBm, $AM^* = 0x28^{*1}$	-	14.4	15.4	mA
		Pout = 10 dBm, $AM^* = 0x35^{*1}$	-	16.5	17.5	
		$F_{TX} = 915$ MHz, HPWR = 1, PADUTY = 01	b			
		Pout = 5 dBm, $AM^* = 0x19^{*1}$	-	11.8	12.8	
		Pout = 8 dBm, $AM^* = 0x27^{*1}$	-	14.4	15.4	mA
		Pout = 10 dBm, $AM^* = 0x34^{*1}$	-	16.5	17.5	
CKOUT clock output	I <sub>DDCK</sub>	Load capacitance is 15 pF				
current		$SR = 11b, F_{CKOUT} = 32 MHz^{*1}$	-	-	3.0	
		SR = 00b, $F_{CKOUT}$ = 2 MHz <sup>*1</sup>	-	-	0.3	mA
Operating temperature*1	Та	-	-40	-	+85	°C
*1 Guaranteed by design, ch	naracteriza	ation, and/or simulation only and not by produ	uction test.			

## Table 5.1 Power Supply, Operating Temperature

		VDD = 1.8 V to	6 V, VSS =	= 0 V, Ta =	= -40 °C to	o 5 °C	
Item Syr		mbol Condition		Standard			
nem	Symbol	Condition	VDD = 1.8 V to 6 V, VSS = 0 V, 1a = -40 °C to 5         Standard       U         Standard       U         Standard       U         Max.       U         DIO, TEST1       VDD x 0.8       VDD + 0.3       V         DIO, TEST1       -0.3       VDD x 0.2       V         DIO, TEST1       -0.3       -       VDD x 0.2       V         T1, Io = -0.4 mA       VDD x 0.9       -       -       V         10 is set, Io = -1 mA       VDD x 0.9       -       -         10 is set, Io = -0.7 mA       VDD x 0.9       -       VDD x 0.1         VDD x 0.1       V         Ib is set, Io = 1 mA       VDD x 0.1       V         Ib is set, Io = 0.7 mA       -       -       VDD x 0.1         Ib is set, Io = 0.7 mA       -       -       VDD x 0.1       V	Unit			
High level input voltage	V <sub>IH</sub>	EN, SCK, SDIO, TEST1	VDD x 0.8	-	VDD + 0.3	V	
Low level input voltage	V <sub>IL</sub>	EN, SCK, SDIO, TEST1	Min.Typ.Max.XK, SDIO, TEST1VDD x 0.8-VDD + 0.3XK, SDIO, TEST1-0.3-VDD x 0.2TEST1, Io = -0.4 mAVDD x 0.9T, R = 11b is set, Io = -1 mA R = 00b is set, Io = -0.5 mA R = 00b is set, Io = -0.2 mAVDD x 0.9-TEST1 (4-wire SPI mode), 4 mAVDD x 0.1T, R = 11b is set, Io = 1 mA R = 10b is set, Io = 0.7 mAVDD x 0.1VDD x 0.1		V		
Low level input voltage	V <sub>OH1</sub>	SDIO, TEST1, Io = -0.4 mA	VDD x 0.9	-	-	V	
High level output voltage	V <sub>OH2</sub>	CKOUT, If the SR = 11b is set, Io = $-1 \text{ mA}$ If the SR = 10b is set, Io = $-0.7 \text{ mA}$ If the SR = 01b is set, Io = $-0.5 \text{ mA}$ If the SR = 00b is set, Io = $-0.2 \text{ mA}$	VDD x 0.9	-	-	V	
	V <sub>OL1</sub>	SDIO, TEST1 (4-wire SPI mode), Io = 0.4 mA	-	-	VDD x 0.1	V	
Low level output voltage	V <sub>OL2</sub>	CKOUT, If the SR = 11b is set, Io = 1 mA If the SR = 10b is set, Io = $0.7$ mA If the SR = 01b is set, Io = $0.5$ mA If the SR = 00b is set, Io = $0.2$ mA	-	-	VDD x 0.1	V	
Pull-down resistor*1	R <sub>DOWN</sub>	EN, SCK, SDIO, TEST1	-	250	-	kΩ	
Input capacitance*1	C <sub>IN</sub>	EN, SCK, SDIO, TEST1	-	5	-	pF	
*1 Guaranteed by design, of	characteriz	ation, and/or simulation only and not by prod	duction test.				

Table 5.2 Logic I/O

	-			VSS = 0	) V, Ta = ·	-40 °C to -	+85 °C
Itom	Symbol	Condition			TT '4		
Item	Symbol			Min.	Тур.	Max.	Unit
Detector threshold	V <sub>DECT</sub>	VDD Falling	VDET = 00b	1.75	1.80	1.85	V
			VDET = 01b	1.95	2.00	2.05	V
			VDET = 10b	2.15	2.20	2.25	V
			VDET = 11b	2.35	2.40	2.45	V
Detector release threshold	V <sub>RELE</sub>	VDD Rising	VDET = 00b	1.95	2.00	2.05	V
			VDET = 01b	2.15	2.20	2.25	V
			VDET = 10b	2.35	2.40	2.45	V
			VDET = 11b	2.55	2.60	2.65	V

## **5.3.** AC Characteristics

#### **Table 5.4 Transmitter Characteristics**

				Standard		
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Carrier frequency bands	F <sub>TX</sub>		300	-	465	MHz
		-	600	-	930	
Modulation types	-	-		ASK / OC	OK / FSK	
ASK bit rate*1	R <sub>ASK</sub>	NRZ	-	-	100	kbps
FSK bit rate*1	R <sub>FSK</sub>	NRZ	-	-	50	kbps
Carrier frequency resolution	F <sub>STEP</sub>	Carrier frequency = 300 MHz to 465 MHz	-	-	244	Hz
		Carrier frequency = 600 MHz to 930 MHz	-	-	488	Hz
FSK deviation	F <sub>DEV</sub>		±0.49	-	±996.1	kHz
ASK modulation index* <sup>1</sup>	A <sub>DEV</sub>	In OOK setting Ratio between ON and OFF	90	-	-	%
Internal crystal frequency	Fosc		-	32	-	MHz
Internal crystal frequency tolerance* <sup>2</sup>	F <sub>TOL</sub>	$Ta = +25^{\circ}C$	-2	-	2	ppm
Internal crystal frequency temperature characteristics* <sup>1</sup>	F <sub>TC</sub>	-40°C to +85°C	-20	-	20	ppm
Internal crystal oscillator start-up time	t <sub>XTAL</sub>	See Figure 6.15	-	-	500	μs
CKOUT output frequency	<b>F</b> <sub>CKOUT</sub>	See Figure 6.20	0.00049	-	32	MHz
CKOUT	tr / tf	Load capacitance15 pF, 20 to 80% VDD				
rise/fall time*1		SR = 11b	-	-	5	ns
		SR = 10b	-	-	7	ns
		SR = 01b	-	-	10	ns
		SR = 00b	-	-	20	ns
CKOUT symmetry* <sup>1</sup>	SYM	SR = 11b, load capacitance 15 pF F <sub>CKOUT</sub> = 32MHz	45	-	55	%
PLL settling time*1	t <sub>FSTE</sub>	See Figure 6.9 and Figure 6.10.	-	-	100	μs
SSB phase noise*1	F <sub>CN</sub>	$F_{TX} = 315 \text{ MHz}$				
		100 Hz offset	-	-96	-	dBc/Hz
		1 kHz offset	-	-106	-	
		10 kHz offset	-	-110	-	
		100 kHz offset	-	-106	-	
		1 MHz offset	-	-96	-	
		10 MHz offset	-	-104	-	
		$F_{TX} = 915 \text{ MHz}$				
		100 Hz offset	-	-87	-	dBc/Hz
		1 kHz offset	-	-97	-	
		10 kHz offset	-	-103	-	
		100 kHz offset	-	-96	-	
		1 MHz offset	-	-88	-	
		10 MHz offset	-	-99	-	
*1 Guaranteed by design, chara *2 Without aging.	acterizatio	n, and/or simulation only and not by producti	on test.			

#### VDD = 1.8 V to 3.6 V VSS = 0 V Ta = -40 °C to +85 °C

**Table 5.5 PA Characteristics** 

					VSS	= 0 V		
Item	C11	Carditian		T : 4				
Item	Symbol	Condition	Condition Min. Typ.		Max.	Unit		
Nominal output power* <sup>1, 2, 3</sup>	P <sub>OUT</sub>	$Ta = 25^{\circ}C$ , $VDD = 3.0 V$ , $F_{TX} = 315 M$	Hz, HPWR =	1, PADUTY	= 10b			
		$AM^* = 0x3F$	10.0	11.0	12.0	dBm		
		$AM^* = 0x01$	-6.5	-5.5	-4.5			
		$Ta = 25^{\circ}C$ , $VDD = 3.0 V$ , $F_{TX} = 433 M$	/Hz, HPWR =	1, PADUTY =	= 10b			
		$AM^* = 0x3F$	10.5	11.5	12.5	dDm		
		$AM^* = 0x01$	-6.0	-5.0	-4.0	UDIII		
		Ta = 25°C, VDD = 3.0 V, F <sub>TX</sub> = 868 MHz, HPWR = 1, PADUTY = 01b						
		$AM^* = 0x3F$	9.5	11	12.5	dBm		
		$AM^* = 0x01$	-7.0	-5.5	-4.0	ubili		
		$Ta = 25^{\circ}C$ , $VDD = 3.0 V$ , $F_{TX} = 915 MHz$ , $HPWR = 1$ , $PADUTY = 01b$						
		$AM^* = 0x3F$	9.5	11	12.5	dDm		
		$AM^* = 0x01$	-7.0	-5.5	-4.0	ubili		
		$Ta = 25^{\circ}C, VDD = 3.0 V, F_{TX} = 315 M$	/Hz, HPWR =	0, PADUTY :	= 10b			
		$AM^* = 0x3F$	1.0	2.0	3.0	dBm		
		$AM^* = 0x01$	-16.0	-15.0	-14.0	ubiii		
Output power temperature dependence <sup>*1, 2</sup>	P <sub>TMP</sub>	Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, VDD = $3.0$ V	-1	-	1	dB		
Output power supply voltage	P <sub>VDD</sub>	$Ta = 25^{\circ}C$ , $VDD = 1.8 V$ to 3.6 V, VD	DD = 3.0V					
dependence <sup>*1, 2</sup>		$AM^* > 0x20$	-4	-	1	dB		
		$AM^* \leq 0x20$	-1	-	1	dB		
Harmonics level <sup>*1, 2</sup>	P <sub>dBc</sub>	$Ta = 25^{\circ}C, VDD = 3.0 V, AM^* = 0x1$	F, HPWR = Ra	tio of the 1st a	and 2nd harm	onics		
		$F_{TX} = 315 / 433 \text{ MHz},$ PADUTY = 10b	-	-34	-	dBc		
		$F_{TX} = 868 / 915 \text{ MHz}$ $PADUTY = 01b$	-	-40	-	dBc		

\*1 Guaranteed by design, characterization, and/or simulation only and not by production test. \*2 Test circuit is shown in Figure 5.1. \*3 Without aging.



F <sub>TX</sub>	C1	C2	C3	C4	C5	L1	L2
315 MHz	0.1 µF	560 pF	7 pF	82 pF	10 pF	100 nH	39 nH
433 MHz	0.1 µF	560 pF	7 pF	22 pF	10 pF	82 nH	27 nH
868 MHz	0.1 µF	100 pF	3 pF	33 pF	5pF	22 nH	10 nH
915 MHz	0.1 uF	100 pF	3 pF	22 pF	5pF	22 nH	10 nH

Figure 5.1 PAOUT AC Test Circuit

#### **Table 5.6 SPI Interface Characteristics**

		VDD = 1.8	8 V to 3.6 V	VSS = 0 V	, Ta = $-40^{\circ}$ C	to +85°C
Item	Symbol	Condition		Unit		
nem	Symbol	Condition	Min.	Тур.	Max.	Oint
SCK clock cycle	tSCK	-	330	-	-	ns
SCK H pulse width	tWH	-	150	-	-	ns
SCK L pulse width	tWL	-	150	-	-	ns
SCK rise and fall time	tRF	-	-	-	20	ns
SCK setup time	tSCKS	-	100	-	-	ns
EN setup time	tES	-	150	-	-	ns
EN hold time	tEH	-	100	-	-	ns
EN recovery time	tER	-	100	-	-	ns
EN rise and fall time	tENRF	-	-	-	30	ns
Write data setup time	tDS	-	20	-	-	ns
Write data hold time	tDH	-	20	-	-	ns
Read data delay time	tRD	CL = 50  pF	0	-	100	ns
SDIO output disable time	tRZ	CL = 50  pF	0	-	100	ns



## 6. Function Description

#### 6.1. Outline

RF transmitter module SR3225SAA is a wireless transmitter module for the UHF range. This module houses a crystal resonator, capacitors for an oscillation circuit, a PLL, and a Power Amp in a 3.2 mm x 2.5 mm ceramic package. The crystal resonator is optimally matched with the IC at the factory. The SR3225SAA is ideal for small wireless transmitters because wireless transmission can be achieved simply by combining it with an external controller.

As you can control the wireless transmitter settings via the SPI interface, the SR3225SAA supports carrier frequency of 300-465 MHz, 600-930 MHz. You can select ASK, OOK, or FSK modulation. Soft-ASK and Soft-FSK are provided to reduce modulation bandwidth.

This module has a fail-safe function. If a failure is detected, it shuts down the power supply to PA.

The signals of the internal crystal oscillator are outputted from the CKOUT pin. They can be used as clock source and interrupt signal for an MCU.

#### 6.2. SPI Interface

SR3225SAA has a 3-wire/4-wire SPI interface.

It is used to access SFR, which controls operations, and to transmit modulated signals using transmit commands.

#### EN

The EN pin is used to input SPI enable signal, control SPI communications, and input the timing to latch transmission data.

When the EN pin rises, the mode of SR3225SAA is transited from Powerdown mode to ATOSC-Active mode, and 2 MHz (32 MHz divided by 16) is outputted from the CKOUT pin after  $t_{XTAL}$ . (Max: 500 µs) When the EN pin falls, the SPI interface is initialized. If the EN pin is kept low at least 8.2 ms (2<sup>18</sup> crystal clocks), the state transits to Powerdown mode.

After sending the transmit command (if bit "B" = 1), the EN pin additional function is available. The SDIO signal is latched as transmission data at the falling edge of the EN signals.

#### SCK

The SCK pin is the clock input for SPI. This pin is used for loading SDIO data, synchronized with the SCK falling edge.

#### **SDIO**

The SDIO pin is the bi-directional data input/output pin for 3-wire SPI mode. It also works as data input pin for 4-wire SPI mode.

The SDIO pin is used for RF transmission data input during RF data transfer. If you select RF transmission data input through the TEST1 pin, the SDIO signals do not affect RF data transmission. See section 6.2.4 for details.

#### TEST1

The TEST1 pin is used for data output in 4-wire SPI mode.

If you select this pin to data input for RF data transmission, this TEST1 pin becomes the data input pin. See section 6.2.4 for details.

#### 6.2.1. SPI interface mode change

The SPI interface mode is changed by setting IFSEL[1:0], which is assigned to SFR address 0x15. (See Table 6.1 and Figure 6.1.)

When connecting SR3225SAA with MCU in 4-wire SPI mode, you can write data without setting IFSEL[1:0]. To read data, set IFSEL[1:0].

IFSEL[1:0]	SPI mode	Transmission data
		input pin
00b	3-wire SPI mode (default)	SDIO
01b	4-wire SPI mode	SDIO
10b	3-wire SPI mode	TEST1
11b	Invalid	

#### Table 6.1 Interface Mode Setting



Figure 6.1 HOST Interface Example

#### 6.2.2. SFR access command

You can access SFR using 3-wire and 4-wire SPI mode.

Figure 6.2 depicts the timing for writing access in 3-wire and 4-wire SPI modes, Figure 6.3 shows the timing for read access in 3-wire SPI mode, and Figure 6.4 shows the timing for read access in 4-wire SPI mode.



Figure 6.2 Write Access to SFR



Figure 6.3 3-wire SPI Read Access to SFR



Figure 6.4 4-wire SPI Read Access to SFR



As the loading of data is synchronized with SCK falling, the output data is updated with the SCK rising edge. After the rising of the EN pin, write the 2 bits of the command bit shown in **Table 6.2** and the 6 bits of the address. If the command is SFR writing, the host may continue sending data to be written on SFR. If the command is SFR reading, this device shifts out the data of SFR.

Command bit	Function
00b	SFR reading
01b	SFR writing
10b	Not available
11b	Transmit command

#### Table 6.2 Command Bit

SR3225SAA supports burst write and read. **Figure 6.5** depicts the timing for burst write access in 3-wire and 4-wire SPI modes, **Figure 6.6** shows the timing for burst read access in 3-wire SPI mode, and **Figure 6.7** shows the timing for burst read access in 4-wire SPI mode. While burst writing & reading, the SFR address is incremented automatically from any address sent by the command address bit.

It is recommended to reset the SFR communication by setting EN pin low after SFR access is finished. If the EN pin is not set to low, external noise may cause unintentional write access.

BURST WRITE SFR (3 & 4 wire SPI) EN D6 D4 Data Byte 0 Data Byte 1 TEST1 Figure 6.5 Burst Write Access to SFR BURST READ SFR (3 wire SPI) EN SCH  $1\Pi\Pi\Pi\Pi$ SDI Addres Data Byte 0 (DO) Data Byte 1 (DO Data Byte N (DO TEST1 Figure 6.6 3-wire SPI Burst Read Access to SFR BURST READ SFR (4 wire SPI EN ЛППГ A3 X A2 X A1 X A0 SDIC A4 TEST1 ( D4 X D3 (D4) **(**D3 D2 Data Byte (DO) Data Byte 1 (DO Data Byte N (DO)

Figure 6.7 4-wire SPI Burst Read Access to SFR

#### 6.2.3. SPI checksum

SPI checksum is available (**Figure 6.8**).

The XOR arithmetic calculation of command + address 8 bits and data 8 bits is operated during SFR write access. The checksum result is stored in 0x16 SFR address. The checksum is reset by transiting to Powerdown mode or writing any data to checksum register (address 0x16).



Figure 6.8 SPI Checksum Process Block Diagram

**Table 6.3** shows SPI checksum example. If you write 0x02 in address 0x04 and 0x01 in address 0x05, the value 0x02 is stored in checksum register.

#### Table 6.3 SPI Checksum Calculation Example

Transmission byte by SPI	Checksum result
0100 0100 (Write + Address)	0100 0100
0000 0010 (Data)	0100 0110
0100 0101 (Write + Address)	0000 0011
0000 0001 (Data)	0000 0010

#### 6.2.4. Transmit command

The Transmit command is activated when the SPI command bit is set to 11b. The six bits (A to F) that follow the command bit specify the transmit function structure. (See **Table 6.4**) The Transmit command is available only in PLL-Standby mode described in section 6.3.1.

Bit	Function	Value, description
А	Data Sync	0: Asynchronous Transmission 1: Synchronous Transmission
В	Power Amp mode	0: PA is turned off with the falling edge of EN pin 1: The SDIO signal is latched as transmission data at the falling edge of EN pin
С	Encoding	0: NRZ 1: Manchester code (Bit "A" must be set to 1.)
D	ASK Modulation Control Setting Selection	0: ASKMC0 1: ASKMC1
E, F	Frequency Channel selection	00: Frequency channel 1 01: Frequency channel 2 10: Frequency channel 3 11: Frequency channel 4

#### Table 6.4 Details on Transmit Function

After sending transmit command, wait for PLL settling time ( $t_{FSTE}$ ), rise SCK. PA is activated, and RF data transmission starts. If you rise SCK before PLL is settled ( $t_{FSTE}$ ), an unexpected frequency RF signal may be outputted.

Wireless transmission has both an asynchronous transmission mode and synchronous transmission mode. The mode can be selected by bit "A" of the transmission command.

#### Asynchronous transmission

**Figure 6.9** shows asynchronous transmission. In asynchronous transmission mode, the SDIO signals are directly input into the modulator, and the carrier is modulated into ASK/OOK/FSK by transmitting signal.



TRANSMIT data Asynchronous Transmission



Figure 6.9 Asynchronous Transmission Timing

#### Synchronous transmission mode

Synchronous transmission timing is shown in **Figure 6.10**. In synchronous transmission mode, SDIO signals are latched by the bitrate signals, and the latched signals are transmitted. The bitrate signal for latch is formed by dividing the frequency for the internal crystal oscillator, thus the bitrate signal has same accuracy as the internal crystal oscillator.

Users can output divide clock synchronized with the bitrate signal from CKOUT pin.

If divided clock are supplied to MCU as system clock, please note that clock pulse width may be changed by divider initialization with PA start-up. There may be 1 prescaler clock delay in bitrate signal initialization. See section 6.8 for more details of CKOUT function.



Figure 6.10 Synchronous Transmission Timing



**Figure 6.11** shows synchronous transmission example in the following settings: Synchronous transmission (bit "A" = 1), PA is OFF (bit "B" = 0) when EN falls, transmission sign is Manchester code (bit "C" = 1), CKSRC [2:0] = 010b, ASC [2:0] = 1. See section 6.8 for CKOUT settings and details.



Figure 6.11 Synchronous Transmission Example

#### Transmission data input process

Transmission signal input method is selected by IFSEL[1:0] setting. Both pins are available in both the synchronous transmission mode and the asynchronous transmission mode. See **Figure 6.12** for transmission signal input timing details through the SDIO pin and **Figure 6.13** for transmission signal input timing details through the TEST1 pin.









Figure 6.13 Transmission Signal Input Timing Details through TEST1 Pin

## 6.3. Operating Modes

#### 6.3.1. State transition

SR3225SAA has 4 modes, and you can control state transition using pins or SPI command. The state diagram is shown in **Figure 6.14**. See the section below for details of each mode.

#### Powerdown mode

In Powerdown mode, minimum required circuits are powered on, and the current consumption is lowest. If the EN pin is kept low for at least 8.2 ms (2<sup>18</sup> crystal clocks), the mode is transited from any mode to Powerdown mode, and SR3225SAA is reset.

If you want to enter Powerdown mode immediately after the EN pin is set low, write "1" in the bit "PD" in SFR address 0x15.

SFR values related to control are reset, and other SFR values are retained. However, their retention is not guaranteed because the under voltage detection is disabled in Powerdown mode. It is strongly recommended to reprogram all SFR values after exiting from Powerdown mode.

#### **ATOSC-Active mode**

In ATOSC-Active mode, the internal voltage regulator, the crystal oscillation circuit, and the under voltage detection circuit are activated. With rising edge of the EN pin, SR3225SAA transits from Powerdown mode to ATOSC-Active mode. The crystal clock starts up in tXTAL (500 µs at the maximum). After transition to ATOSC-Active mode, 2 MHz (32 MHz divided by 16) is outputted from CKOUT. Users can set other dividing frequency and stop CKOUT with SFR settings. See section 6.8 for more details of CKOUT. SFR can be accessed through SPI interface even if the crystal oscillator is in its start-up time.

SR3225SAA enters ATOSC-Active mode when it turns on. Therefore, even if the EN pin is set low before SR3225SAA is turned on, CKOUT outputs clock signals for 8.2 ms (2<sup>18</sup> crystal oscillator clock) after the crystal oscillator starts up.

#### PLL-Standby mode

The internal voltage regulator, the crystal oscillation circuit, and the under voltage detect circuit are activated, and PLL circuit enters stand-by mode. SR3225SAA enters PLL-Standby mode by setting the bit "PLLEN" in SFR address 0x15 to 1.

#### Transmitter-Active mode

The internal voltage regulator, the crystal oscillation circuit, the under voltage detect circuit, PLL circuit and PA are activated, and RF signals are outputted from the PAOUT pin. SR3225SAA enters Transmitter-Active mode by sending a transmit command in PLL-Standby mode. See section 6.2.4 for more details of transmit command. If the fail-safe function detects a fail while the PA is running in Transmitter-Active mode, the PA can be switched off. (See section 6.7 for details.)

In Transmitter-Active mode, SFR write access is not available. If you want to change SFR settings, change the mode to ATOSC-Active mode or PLL-Standby mode to write SFR values.

## <u>EPSON</u>





#### 6.3.2. Control signal timing

An example of control signal timing is shown in **Figure 6.15**. Figure 6.15 shows a wireless transmission sequence that starts from and goes back to Powerdown mode.

First, the mode is changed from Powerdown mode to ATOSC-Active mode when the EN pin rises. In this example, initial SFR data writing is being performed during the crystal oscillator start-up time. This process is shown in the "SFR\_Init" in **Figure 6.15**.

Clock is outputted from the CKOUT pin  $t_{XTAL}$  (Max: 500 µs) after the transition to ATOSC-Active mode, and transition to PLL-Standby mode becomes available. Since PLL\_EN is set to 1 in the SFR\_Init process in **Figure 6.15**, the mode is changed to PLL-Standby mode immediately after  $t_{XTAL}$  (Max: 500 µs) has elapsed. It is recommended to perform the process for quick start if there is no need to stay in ATOSC-Active mode.

The mode is changed to Transmitter-Active mode when a transmit command is sent and the PA is activated by having SCK rise after  $t_{FSTE}$  (PLL settling time) has elapsed. The PA stops 100 ns after the falling edge of the EN pin , and the mode is changed to PLL-Standby mode. If the EN pin is kept low for 8.2 ms (2<sup>18</sup> crystal oscillator clock), the mode is change to Powerdown mode.

If you want to enter Powerdown mode immediately after the EN pin is set low, write "1" in the bit "PD" in SFR address 0x15.



#### Figure 6.15 Control Signal Timing

#### 6.4. Output Frequency Setting

#### 6.4.1. Calculation for the frequency setting value

Carrier frequency  $(F_{TX})$  is determined by the VCO frequency  $(F_{VCO})$  and the division ratio of output divider (ODIV) as shown in formula (1).

$$F_{TX} = \frac{F_{VCO}}{ODIV} \tag{1}$$

VCO frequency ( $F_{VCO}$ ) must be 600 MHz to 930 MHz. The output divider (ODIV) is determined by this rule and  $F_{TX}$  in formula (1). See **Table 6.5** for details.

Table 6	5.5 fo	and	FnO	DIV
---------	--------	-----	-----	-----

F <sub>TX</sub> [MHz]	ODIV	FnODIV (SFR address 0x0A)
300 to 465	2	1
600 to 930	1	0

VCO frequency ( $F_{VCO}$ ) is determined by the reference frequency ( $F_{REF}$ ), which is supplied from crystal oscillator, and the division ratio of feedback divider (N). The division ratio of feedback divider is determined by the integral setting for 4 bits ( $N_{INT}$ ) and the fractional setting for 16 bits ( $N_{FRAC}$ ) that enable highly stable frequency settings. The VCO frequency ( $F_{VCO}$ ) is calculated by formula (2):

$$F_{VCO} = F_{REF} \times N$$
  
=  $F_{REF} \times \left( N_{INT} + \frac{4 \times N_{FRAC} + 3}{2^{18}} \right)$  (2)

Output frequency  $(F_{TX})$  is calculated by formula (3):

$$F_{TX} = \frac{F_{VCO}}{ODIV}$$
$$= F_{REF} \frac{\left(N_{INT} + \frac{4 \times N_{FRAC} + 3}{2^{18}}\right)}{ODIV}$$
(3)

For example, if reference frequency ( $F_{REF}$ ) is 32 MHz and output frequency should be 315 MHz, ODIV is calculated to be "2" by **Table 6.5**. Then the division settings of feedback divider (N, N<sub>INT</sub>, and N<sub>FRAC</sub>) are calculated by formulas (4) to (6) based on formula (2).

$$N = N_{INT} + \frac{4 \times N_{FRAC} + 3}{2^{18}} = \frac{F_{OUT} \times ODIV}{F_{REF}} = \frac{315 \times 10^6 \times 2}{32 \times 10^6} = 19.6875$$
(4)

$$N_{INT} = floor(N) = floor(19.6875) = 19$$
(5)

$$N_{FRAC} = \frac{(N - N_{int}) \times 2^{18} - 3}{4} = \frac{(19.6875 - 19) \times 2^{18} - 3}{4}$$
$$\cong 45055 = 0xAFFF$$
(6)

Table 6.6 shows N<sub>INT</sub> and SFR parameters.

 $N_{INT}$  is 4 bits and  $N_{FRAC}$  is 16 bits. You can set different  $N_{INT}$  values and  $N_{FRAC}$  values in each frequency channel of the SFR. (SFR address 0x00 to 0x09).

For example, if you want to set  $N_{INT}$  and  $N_{FRAC}$ , which are calculated by formula (6), to the channel 1, make the following settings:

SFR address 0x00, F1FRAC[15:8] = 0xAFSFR address 0x01, F1FRAC[7:0] = 0xFFSFR address 0x04, F1INT[3:0] = 0x03See chapter 7 for details.

Table 6.6 N <sub>INT</sub> and SFR Parameters	S
---	---

N <sub>INT</sub>	FnINT[3:0] (SFR address 0x04, 0x09)
16	0x0
17	0x1
18	0x2
19	0x3
20	0x4
21	0x5
22	0x6
23	0x7
24	0x8
25	0x9
26	0xA
27	0xB
28	0xC
29	0xD
30	0xE
31	0xF

#### 6.5. FSK Modulator

#### 6.5.1. **FSK deviation setting**

You can set FSK deviation in SFR address 0x0B. FSK modulation ( $F_{DEV}$ ) is calculated by formula (7).  $F_{REF}$  is the reference frequency of crystal oscillator. FDEV, FDEV4X and FDEV2X are SFR setting values.

$$F_{DEV} = \pm \frac{F_{REF} \times FDEV}{2^{16}} \times 4^{FDEV4X} \times 2^{FDEV2X}$$
(7)

For example, if you set FDEV to 31, FDEV4X to 0, and FDEV2X to 0, FSK deviation ( $F_{DEV}$ ) is calculated by formula (8).

$$F_{DEV} = \pm \frac{F_{REF} \times FDEV}{2^{16}} \times 4^{FDEV4X} \times 2^{FDEV2X} = \pm \frac{32 \times 10^6 \times 31}{2^{16}} \times 4^0 \times 2^0 \cong \pm 15.136 \, kHz$$
(8)

Carrier frequency is modulated to  $F_{TX} + F_{DEV}$  in high level data transmission and to  $F_{TX}$  -  $F_{DEV}$  in low level data transmission.

#### 6.5.2. **Soft-FSK**

Soft-FSK function is implemented to reduce FSK modulation bandwidth. In Soft-FSK, modulation is applied in ramp shape shown in **Figure 6.16**.



Figure 6.16 Soft-FSK Modulation Wave

 $t_{FMRC}$  shown in **Figure 6.16** is calculated by formula (9). The FMRC in formula (9) determines the inclination of ramp shape and is assigned to SFR address 0x10.

$$t_{FMRC} = 0DIV \times 2 \times FDEV \times FMRC \times \frac{1}{F_{REF}}$$
(9)

#### 6.6. Output Power Setting

#### 6.6.1. ASK modulation

You can make settings for PA output power and ASK modulation in SFR address 0x0C to 0x0E. See chapter 7 for details of SFR addresses. This section provides the details of each bit.

#### ASKMC0/ASKMC1 selection

8 bits are assigned to SFR address 0x0C (ASKMC0) and 0x0D (ASKMC1). The ASKMC means ASK Modulation Control. The 8 bits consist of ASK/FSK modulation setting, output power range setting, and output power minor adjustment.

You can select ASKMC0 or ASKMC1 using the transmit command bit "D" just before transmission.

#### ASKn

ASKn switches ASK modulation and FSK modulation (n = 0/1, ASK0 or ASK1). See Table 6.7 for details.

#### Table 6.7 ASKn Settings

ASKn	Modulation method
0	FSK
1	ASK

#### HPWRn

HPWRn switches output power range (n = 0/1, HPWR0 or HPWR1). See **Table 6.8** for details.

#### **Table 6.8 HPWRn Settings**

HPWRn	Output power range
0	-15 dBm to 0 dBm
1	-5 dBm to 11 dBm

#### AMHn[5:0]

AMHn[5:0] is output power setting in H level data transmission for ASK (n = 0/1, AMH0[5:0] or AMH1[5:0]). It is also output power setting for FSK.

#### AML[5:0]

AML[5:0] is output power setting in L level data transmission for ASK modulation. If you set AML[5:0] = 000000b, the PAOUT pin goes OFF, which means OOK mode.

#### PADUTY[1:0]

The function of changing duty cycle is implemented to improve the PA efficiency. See **Table 6.9** for setting values and nominal duty cycle. You may improve PA efficiency by making the shape duty small and the on-time in output transistor small. However, since harmonics spurious is also changed, check output power, current consumption, and harmonics spurious before use if you change recommended values.

Recommended values based on the test circuit shown in **Figure 5.1**: 10bfor  $F_{TX} = 300$  MHz to 465 MHz, 01b for  $F_{TX} = 600$  MHz to 930 MHz.

DADUTV[1.0]	Nominal duty cycle		
PADUI I[1:0]	$F_{TX} = 300 \text{ MHz}$ to 465 MHz	$F_{TX} = 600 \text{ MHz}$ to 930 MHz	
00b	50%	50%	
01b	45%	36%	
10b	36%	Not available	
11b	30%	Not available	

#### Table 6.9 PADUTY[1:0] Setting

#### 6.6.2. Soft-ASK

Soft-ASK function is implemented to reduce the ASK modulation bandwidth. In Soft-ASK, modulation is applied in ramp shape shown in **Figure 6.17**.



Figure 6.17 Soft-ASK Modulation Wave

 $t_{AMRC}$  shown in **Figure 6.17** is calculated by formula (10). The AMRC of formula (10) determines the inclination of ramp shape and is assigned to SFR address 0x0F.

$$t_{AMRC} = (AMH - AML) \times AMRC \times \frac{1}{F_{REF}}$$
(10)

The AMRC setting also works for FSK modulation. The load for power supply is reduced by applying ramp shape to start-up PA current consumption.

#### 6.6.3. Antenna tuning

The PA has a variable capacitor array for antenna tuning. It is connected between the PAOUT pin and the VSS pin. Its capacitance is controlled by ATT [4:0] in SFR address 0x13. See **Table 6.10** for setting values and capacitance.

ATT [4:0]	Capacitance
0	184 fF
1	223 fF
2	262 fF
-	-
-	-
31	1393 fF

#### Table 6.10 ATT [4:0] Settings

#### 6.7. Fail-safe Function

SR3225SAA has three kinds of fail-safe functions. If a fail is detected, the PA is turned off according to fail-safe settings.

This function detects PLL loss of lock, VCO auto-calibration errors, and under voltage. Error results are stored in SFR address 0x14 and can be read out. Error results are reset by transition to Powerdown mode or writing any data to SFR address 0x14.

You can change PA control using the bit "FSOFF" in SFR address 0x15. If the FSOFF = 0, PA turns off when a fail is detected. If the FSOFF = 1, PA does not turn off when a fail is detected.

When FSOFF = 0 and a fail is detected, PA does not turn on after transition to Transmitter-Active mode if error flags are not reset.

#### 6.7.1. PLL Loss of Lock detection

The Loss of Lock detector works in the Transmitter-Active mode. It always compares the reference signal frequency and the feedback signal frequency, which are input in the phase frequency detector in the PLL, using logic counter. If PLL locks, the frequencies of reference signals and feedback signals are the same. If the frequency difference between reference signals and feedback signals exceeds threshold, the detector judges it as an error. Error detection results are stored in the PLLDER in SFR address 0x14.

#### 6.7.2. VCO auto-calibration error detection

After sending transmit command, VCO in the PLL is automatically calibrated during  $t_{FSTE}$  (100 µs). If the result of this calibration exceeds the threshold, it is determined that oscillation frequency is not correct, and an error is detected. Error detection results are stored in the VCOCER in SFR address 0x14.

#### 6.7.3. **Under voltage detection**

The supply voltage is always monitored in ATOSC-Active mode, PLL-Standby mode, and Transmitter-Active mode. If the supply voltage becomes lower than detecting threshold, an error is detected until the supply voltage exceeds release threshold. You can set the detecting threshold and release threshold using VDET [1:0] in SFR address 0x13.

See Table **5.3** for details.

Error detection results are stored in the VDETER in SFR address 0x14.

Figure 6.18 and Figure 6.19 show the details of under voltage and VDETER reset timing. Error results are reset by SFR write clear in Figure 6.18 and by transition to Powerdown mode in Figure 6.19.

**EPSON** 



Figure 6.18 Reset of Under Voltage Detection Results by SFR Write Clear



Figure 6.19 Reset of Under Voltage Detection Results by Transition to Powerdown Mode

#### 6.8. Clock Output (CKOUT) Function

#### 6.8.1. **Frequency divider**

The frequency divider structure for CKOUT/bitrate signal is shown in **Figure 6.20**. The frequency divider for CKOUT/bitrate signal consists of three programmable dividers and two fixed dividers. You can select signals output from the CKOUT using CKSRC[2:0] in SFR address 0x12h. The detail of CKSRC[2:0] is shown in **Table 6.11**. CKSRC[2:0] is reset to 000b when the mode is changed to Powerdown mode. Therefore, 2 MHz (Fref/16) is outputted from the CKOUT pin right after the mode is changed from Powerdown mode to ATOSC-Active mode.

The "Bitrate Signal" shown in **Figure 6.20** is a signal for latch of SDIO pin data in synchronous communication mode. It is same as the "Bitrate Signal" shown in **Figure 6.10** and **Figure 6.11**.



Figure 6.20 Frequency Divider Structure for CKOUT/Bitrate Signal

CKSRC[2:0]	CKOUT
000b	Fref / 16
001b	Prescaler clock
010b	PAON: 0 "Low"
0100	PAON: 1 Divided clock
011b	PAON: 0 "High"
0110	PAON: 1 Inverted divided clock
1006	PAON: 0 High-Z
1000	PAON: 1 Fref / 16
1016	PAON: 0 High-Z
1010	PAON: 1 Prescaler clock
1106	PAON: 0 High-Z
1100	PAON: 1 Divided clock
1116	PAON: 0 High-Z
1110	PAON: 1 Inverted divided clock

#### Table 6.11 CKSRC[2:0] Setting

#### 6.8.2. Frequency divider setting

The settings for "Prescaler" shown in **Figure 6.20** is made in PSC[2:0] in SFR address 0x12. See **Table 6.12** for details.

Division ratio
1/1
1/2
1/4
1/8
1/16
1/32
1/64
1/128

#### Table 6.12 PSC[2:0] Setting

The settings for "Comparator" shown in Figure 6.20 is made in BRS[7:0] in SFR address 0x11. See Table 6.13.

BRS[7:0]	Division ratio
0	1/1
1	1/2
2	1/3
3	1/4
4	1/5
-	-
-	-
255	1/256

#### Table 6.13 BSC[7:0] Setting

The settings for "Afterscaler" shown in **Figure 6.20** is made in ASC[2:0] in SFR address 0x12. See **Table 6.14** for details.

#### Table 6.14 ASC[2:0] Setting

ASC[2:0]	Division ratio
0	1/1
1	1/2
2	1/4
3	1/8

#### 6.8.3. Output CMOS driver

The slew rate of CMOS driver for CKOUT pin is selectable. Make settings in SR[1:0] in SFR address 0x0A. 00b is the minimum, and 11b is the maximum.

The SR[1:0] is reset to 00b when the mode is changed to Powerdown mode. 2 MHz (Fref/16) is outputted from the CKOUT pin when the mode is changed from Powerdown mode to ATOSC-Active mode. SR[1:0] = 00b is optimum for 2 MHz output. After that, if you want to output higher frequency signals from the CKOUT pin, make SR[1:0] settings for required rise/fall time.

 Table 6.15 shows division ratio and recommended SR[1:0] values for respective frequencies.

#### Table 6.15 Recommended SR[1:0] Setting

CKOUT frequency [MHz]	PSC[2:0]	Division ratio	SR[1:0] recommended setting*
32	0	1/1	11b
16	1	1/2	10b
8	2	1/4	01b
4	3	1/8	00b
2	4	1/16	00b

\* CKOUT pin load capacitance = 15 pF

#### 6.9. Status Monitor

#### 6.9.1. Transition counter

The TXCOUNT[3:0] in SFR address 0x14 stores the number of transition to Transmitter-Active mode. Users can check the number by reading SFR. The value is reset to zero when the counter overflows. It is reset by transition to Powerdown mode or by writing any data in the SFR address 0x14.

#### 6.9.2. Oscillation status monitor

SR3225SAA has a circuit that detects crystal oscillator amplitude. Detection results are stored in the OSCDET in SFR address 0x14. This function enables stable output clock signals by controlling the start of output from the CKOUT pin based on the detection results.



## 7. SFR (Special Function Register)

#### 7.1. SFR List

Name	Description	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Reset Value
F1FRAC1	Freq1 Fractional setting 1	0x00		F1FRAC[15:8]							
F1FRAC0	Freq1 Fractional setting 0	0x01		F1FRAC [7:0]							
F2FRAC1	Freq2 Fractional setting 1	0x02		F2FRAC [15:8]							
F2FRAC0	Freq2 Fractional setting 0	0x03				F2FRA	AC [7:0]				xxxx xxxx b
F1_2INT	Freq1/Freq2 Integer setting	0x04		F1IN	T[3:0]			F2IN'	T[3:0]		xxxx xxxx b
F3FRAC1	Freq3 Fractional setting 1	0x05				F3FRA	C [15:8]				xxxx xxxx b
F3FRAC0	Freq3 Fractional setting 0	0x06				F3FRA	AC [7:0]				xxxx xxxx b
F4FRAC1	Freq4 Fractional setting 1	0x07				F4FRA	C [15:8]				xxxx xxxx b
F4FRAC0	Freq4 Fractional setting 0	0x08				F4FRA	AC [7:0]				xxxx xxxx b
F3_4INT	Freq3/Freq4 Integer setting	0x09		F3IN	T[3:0]			F4IN'	T[3:0]		xxxx xxxx b
ODIV	Output Divider Setting	0x0A	FDEV4X	FDEV2X	SR1	[1:0]	<b>F10DIV</b>	F2ODIV	F3ODIV	F4ODIV	xx00 xxxx b
FDEV	FSK Deviation	0x0B				FDE	V[7:0]				xxxx xxxx b
ASKMC0	ASK Modulation Control 0	0x0C	ASK0	HPWR0			AMH	0[5:0]			xxxx xxxx b
ASKMC1	ASK Modulation Control 1	0x0D	ASK1	HPWR1			AMH	1[5:0]			xxxx xxxx b
ASKMC2	ASK Modulation Control 2	0x0E	PADU	FY[1:0]			AMI	.[5:0]			xxxx xxxx b
PARAMP	ASK Modulation Ramp Control	0x0F				AMR	C[7:0]				xxxx xxxx b
FSKRAMP	FSK Modulation Ramp Control	0x10				FMR	C[7:0]				xxxx xxxx b
BRS1	Bitrate Setting 1	0x11				BRS	5[7:0]				xxxx xxxx b
BRS2	Bitrate Setting 2	0x12		CKSRC[2:0	]		PSC[2:0]		ASC	[1:0]	000x xxxx b
ATUNE	VDET setting / Antenna Tuning	0x13	- VDET[1:0] ATT[4:0]				xxxx xxxx b				
TXSTAT	Transmitter Status Register	0x14		TXCOU	JNT[3:0]	NT[3:0] OSCDET VDETER VCOCER PLI		PLLDER	0000 x000 b		
TXCON	Transmitter Control	0x15	PD	PDCK	FSOFF	IFSEI	L[1:0]	-	-	PLLEN	0000 0xx0 b
SPICKSUM	SPI Checksum register	0x16				SPICKS	SUM[7:0]				0000 0000 b

Note: Do not write values in the addresses not listed above.

Write zero to unidentified bits.

The "Reset Value" shows the values reset when the mode is changed to Powerdown mode. The "x" means that the values are retained and not reset). However, their retention is not guaranteed in Powerdown mode. Write desirable values again in all SFR addresses after exiting from Powerdown mode.

The register types described in the following sections:

- R/W: Read/Write
- R/O: Read only
- W/O: Write only
- R/C: Read only/Write clear

### 7.2. PLL Fractional Setting: Frequency Channel 1

Address	Register		Bit								
	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
0x00	F1FRAC1		F1FRAC[15:8]								
0x01	F1FRAC0		F1FRAC[7:0]								
Type R/W											
Default		0	0	0	0	0	0	0	0		

Bit	Name	Function
7:0	F1FRAC[15:8] F1FRAC[7:0]	Fractional portion of the feedback divider ( $N_{FRAC}$ ) of frequency channel 1 e.g. If $N_{FRAC}$ is 0x1234: F1FRAC[15:8] = 0x12 F1FRAC[7:0] = 0x34

## 7.3. PLL Fractional Setting: Frequency Channel 2

Addmass	Register		Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0							
Address	name	Bit7								
0x02	F2FRAC1		F2FRAC[15:8]							
0x03	F2FRAC0		F2FRAC[7:0]							
	Type R/W									
Default		0	0	0	0	0	0	0	0	

Bit	Name	Function
7:0	F2FRAC[15:8] F2FRAC[7:0]	Fractional portion of the feedback divider ( $N_{FRAC}$ ) of frequency channel 2 e.g. If $N_{FRAC}$ is 0x5678: F2FRAC[15:8] = 0x56 F2FRAC[7:0] = 0x78

#### 7.4. PLL Integer Setting: Frequency Channel 1 and 2

A	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x04	F1_2INT		F1INT[3:0] F2INT[3:0]							
	Туре	R/W								
D	Default	0	0	0	0	0	0	0	0	

Bit	Name	Function								
7:4	F1INT[4:0]	nteger portion of the feedback divider $(\ensuremath{N_{INT}})$ of frequency channel 1								
3:0	F2INT[4:0]	Integer portion of the fe	Integer portion of the feedback divider $(N_{\mbox{\scriptsize INT}})$ of frequency channel 2							
FnINT[4	FnINT[4:0] setting and integer portion (N <sub>INT</sub> )									
	0x0: 16	0x4: 20	0x8: 24	0xC: 28						
	0x1:17	0x5: 21	0x9: 25	0xD: 29	]					
	0x2: 18	0x6: 22	0xA: 26	0xE: 30	]					
	0x3: 19	0x7: 23	0xB: 27	0xF: 31						

## 7.5. PLL Fractional Setting: Frequency Channel 3

A .] .]	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x05	F3FRAC1		F3FRAC[15:8]							
0x06	F3FRAC0		F3FRAC[7:0]							
	Туре				R/	W				
E	Default	0	0	0	0	0	0	0	0	

Bit	Name	Function
7:0	F3FRAC[15:8] F3FRAC[7:0]	Fractional portion of the feedback divider (N <sub>FRAC</sub> ) of frequency channel 3 e.g. If NFRAC is 0x9ABC: F3FRAC[15:8] = 0x9A F3FRAC[7:0] = 0xBC

## 7.6. PLL Fractional Setting: Frequency Channel 4

Addmass	Register		Bit								
Address	name	Bit7	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1								
0x07	F4FRAC1		F4FRAC[15:8]								
0x08	F4FRAC0		F4FRAC[7:0]								
	Туре				R/	W/W					
E	Default	0	0	0	0	0	0	0	0		

Bit	Name	Function
7:0	F4FRAC[15:8] F4FRAC[7:0]	Fractional portion of the feedback divider (N <sub>FRAC</sub> ) of frequency channel 4 e.g. If NFRAC is 0xDEF0: F4FRAC[15:8] = 0xDE F4FRAC[7:0] = 0xF0

## 7.7. PLL Integer Setting: Frequency Channel 3 and 4

A .].]	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x09	F3_4INT		F3INT[3:0] F4INT[3:0					Г[3:0]		
Туре					R/	W				
Default		0	0	0	0	0	0	0	0	

Bit	Name	Function							
7:4	F3INT[4:0]	Integer portion of the fee	nteger portion of the feedback divider $(N_{\mbox{\scriptsize INT}})$ of frequency channel 3						
3:0	F4INT[4:0]	Integer portion of the feedback divider $\left(N_{INT}\right)$ of frequency channel 4							
FnINT[4	:0] setting and integ	er portion (N <sub>INT</sub> )							
-	0x0: 16	0x4: 20	0x8: 24	0xC: 28	]				
	0x1:17	0x5: 21	0x9: 25	0xD: 29					
	0x2: 18	0x6: 22	0xA: 26	0xE: 30					
	0x3: 19	0x7: 23	0xB: 27	0xF: 31					

## 7.8. FSK Deviation Setting, Output Divider Setting, and CKOUT Slew Rate Control Setting

A	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x0A	ODIV	FDEV4X	FDEV2X	SR[1:0]		F10DIV	F2ODIV	F3ODIV	F40DIV	
Туре					R/	W				
Default		0	0	0	0	0	0	0	0	

Bit	Name	Function						
7	FDEV4X	FSK deviation setting						
6	FDEV2X	$F_{DEV} = \pm \frac{F_{REF} \times FDEV}{2^{16}} \times 4^{FDEV4X} \times 2^{FDEV2X}$						
5:4	SR[1:0]	Slew rate of the CMOS driver of the CKOUT pin						
		$\frac{0}{1000} \frac{\text{Tr/Tf} = 20 \text{ ns max}}{100000000000000000000000000000000000$						
		$\frac{1}{1} \qquad \frac{1}{1r/1f = 10 \text{ ns max}}$						
		$\frac{2}{3} \qquad \frac{17}{\text{Tr/Tf} = 5 \text{ ns max}}$						
3	F10DIV	Settings for output divider of frequency channel 1 FnODIV settings and output divider						
2	F2ODIV	Settings for output divider of frequency channel 2						
1	F3ODIV	Settings for output divider of frequency channel 3     0     1/1       1     1/2						
0	F4ODIV	Settings for output divider of frequency channel 4						

## 7.9. FSK Deviation Setting

Address	Register		Bit						
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x0B	FDEV		FDEV[7:0]						
Туре					R/	W			
Default		0	0	0	0	0	0	0	0

Bit	Name	Function
7:0	FDEV[7:0]	FSK deviation setting
		$F_{DEV} = \pm \frac{F_{REF} \times FDEV}{2^{16}} \times 4^{FDEV4X} \times 2^{FDEV2X}$
		0 FDEV = $\pm 0 \text{ kHz}$
		1 FDEV = $\pm 0.49$ kHz
		2 FDEV = $\pm 0.98$ kHz
		255 FDEV = $\pm$ 124.51 kHz
		*FDEV4X = 0, FDEV2X = 0

## 7.10. ASK Modulation Control 0

A .] .]	Register		Bit						
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x0C	ASKMC0	ASK0	HPWR0	AMH0[5:0]					
Туре					R/	W			
Default		0	0	0	0	0	0	0	0

Bit	Name	Function					
7	ASK0	Modulation type					
		1 ASK					
6	HPWR0	PA output power range					
		0 -15 dBm to 0 dBm					
		1 -4 dBm to 11 dBm					
5:0	AMH0[5:0]	<ul> <li>PA output power</li> <li>In ASK, this setting is applied for High level transition data.</li> <li>In FSK, this setting is applied for the output power.</li> <li>1: Min, 63: Max. See Table 5.5.</li> </ul>					
ASKMC ASKN	<b>0</b> IC0 is selected who	en the bit "D" of transmit command is 0. See section 6.2.4 for details.					

## 7.11. ASK Modulation Control 1

Address	Register		Bit						
	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x0D	ASKMC1	ASK1	HPWR1	AMH1[5:0]					
Туре					R/	W			
Default		0	0	0	0	0	0	0	0

Bit	Name	Function						
7	ASK1	Modulation type       0     FSK       1     ASK						
6	HPWR1	PA output power range						
		0 -15 dBm to 0 dBm						
		1 -4 dBm to 11 dBm						
5:0	AMH1[5:0]	PA output power In ASK, this setting is applied for High level transition data. In FSK, this setting is applied for the output power. 1: Min, 63: Max. See <b>Table 5.5</b> .						
ASKMC ASKM	<b>1</b> C0 is selected when	the bit "D" of transmit command is 1. See section 6.2.4 for details.						

## 7.12. ASK Modulation Control 2

Address	Register		Bit						
	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x0E	ASKMC2	PADUT	ΓY[1:0]	AML[5:0]					
Туре					R/	W			
Default		0	0	0	0	0	0	0	0

Bit	Name		Function							
7:6	PADUTY[1:0]	Output signal duty cyc	Output signal duty cycle setting							
			Nominal duty cycle							
		PADUTY[1:0]	$F_{TX} = 300 \text{ MHz} \text{ to } 465 \text{ MHz}$	$F_{TX} = 600 \text{ MHz to } 930 \text{ MHz}$						
		00b	50%	50%						
		01b	45%	36%						
		10b	36%	Not available						
		11b	30%	Not available						
5:0	AML[5:0]	PA output power settin In ASK, this setting i In FSK, this setting i 1: Min, 63: Max. See 0: The PAOUT pin g	ng s applied for High level transition s not used. e <b>Table 5.5</b> . oes OFF, which means OOK mode	data.						

## 7.13. Soft-ASK Modulation Setting

Address	Register		Bit						
	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x0F	PARAMP		AMRC[7:0]						
Туре					R/	W			
Default		0	0	0	0	0	0	0	0

Bit	Name	Function
7:0	AMRC[7:0]	Soft-ASK modulation setting You can set AMRC calculated as follows. See section 6.6.2 for details. $t_{AMRC} = (AMH - AML) \times AMRC \times \frac{1}{F_{REF}}$

## 7.14. Soft-FSK Modulation Setting

Address	Register		Bit							
	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x10	FSKRAMP		FMRC[7:0]							
Туре					R/	W				
Default		0	0	0	0	0	0	0	0	

Bit	Name	Function
7:0	FMRC[7:0]	Soft-FSK Modulation setting You can set FMRC calculated as follows. See section 6.5.2 for details. $t_{FMRC} = 0DIV \times 2 \times FDEV \times FMRC \times \frac{1}{F_{REF}}$

## 7.15. CKOUT / Bitrate Signal Divider Setting 1

Address	Register		Bit							
	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x11	BRS1		BRS[7:0]							
Туре					R/	W				
Default		0	0	0	0	0	0	0	0	

Bit	Name	Function							
7:0	BRS[7:0]	Compare settings for CKOUT/bitrate signal divider							
		0 1/1							
		1 1/2							
		2 1/3							
		3 1/4							
		4 1/5							
		255 1/256							

## 7.16. CKOUT / Bitrate Signal Divider Setting 2

Address	Register		Bit							
	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x12	BRS2		CKSRC[2:0]			PSC[2:0]	ASC[1:0]			
	Туре				R/	W				
Default		0	0	0	0	0	0	0	0	

Bit	Name	Function	
7:5	CKSRC[2:0]	Clock source setting	
		000b Frof / 16	
		0000 ITEL/10	
		$\frac{1}{1} \frac{1}{1} \frac{1}$	
		010b PAON: 1 Divided clock	
		PAON: 0 "High"	
		011b PAON: 1 Inverted divided clock	
		100b PAON: 0 High-Z	
		PAON: 0 High 7	
		101b PAON: 1 Prescaler clock	
		PAON: 0 High-Z	
		PAON: 1 Divided clock	
		PAON: 0 High-Z	
		PAON: 1 Inverted divided clock	
		*Note PAON: 0 PA is	s disabled.
		PAUN: I PA I	s enabled.
4:2	PSC[2:0]	Prescaler setting for CKOUT/bitrate signal divider	
		0 1/1	
		$\frac{0}{1/1}$	
		$\frac{1}{2}$ $\frac{1/2}{1/4}$	
		$\frac{2}{3}$ $\frac{1/8}{1/8}$	
		4 1/16	
		5 1/32	
		6 1/64	
		7 1/128	
1:0	ASC[2:0]	Afterscaler setting for CKOUT/bitrate signal divider	
		0 1/1	
		$\frac{1}{2}$ $\frac{1}{4}$	
		3 1/8	

## 7.17. Under Voltage Detection / Antenna Tuning Setting

Address	Register		Bit							
	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x13	ATUNE	-	VDET[1:0]		ATT[4:0]					
Туре					R/	W				
Default		0	0	0	0	0	0	0	0	

Bit	Name	Function					
6:5	VDET[1:0]	Under voltage dete	ction/release se	etting			
				Detection threshold	Release threshold		
			0	1.8 V	2.0 V		
			1	2.0 V	2.2 V		
			2	2.2 V	2.4 V		
			3	2.4 V	2.6 V		
4:0	ATT[4:0]	Antenna tuning cap About 40fF divide c	pacitance array apacitance avai	y <b>setting</b> lable			
			0	184 fF			
			1	223 fF			
			2	262 fF			
			-	-			
			-	-			
			31	l 1393 f	F		

### 7.18. Error Detection Status

۰. ال ۱.	Register		Bit							
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0x14	TXSTAT		TXCOUNT[3:0]			OSCDET	VDETER	VCOCER	PLLDER	
Туре			R	′C		R/O		R/C		
Default		0	0	0	0	0	0	0	0	

Bit	Name	Function				
7:4	TXCOUNT[3:0]	<b>Function for counting the number of transitions to Transmitter-Active mode</b> The value is reset to zero when the counter overflows.				
3	OSCDET	Crystal oscillation amplitude check result				
		0Not enough amplitude1Enough amplitude				
2	VDETER	Under voltage detection flag				
		0     No under voltage       1     Under voltage detected				
1	VCOCER	VCO auto-calibration error flag				
		0No VCO auto-calibration error1VCO auto-calibration error detected				
0	PLLDER	PLL Loss of Lock flag				
		0     No PLL loss of lock       1     PLL loss of lock detected				

## 7.19. Transmitter Control

۰. ال ۱.	Register		Bit						
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x15	TXCON	PD	PDCK	FSOFF	IFSEI	L[1:0]	-	-	PLLEN
Туре		W/O				R/W			
Default		0	0	0	0	0	0	0	0

Bit	Name	Function				
7	PD	0       If EN pin is kept low for 8.2 ms (2 <sup>18</sup> crystal clocks), SR3225SAA transits to Powerdown mode.         1       If EN pin goes low, SR3225SAA immediately transits to Powerdown mode				
6	PDCK	O     Enable output       1     CKOUT pin is Hi-Z				
5	FSOFF	Generation       Enable fail-safe function         0       Enable fail-safe function         1       Disable fail-safe function				
4:5	IFSEL[1:0]	Interface mode setting       IFSEL[1:0]     SPI mode     Transmission data input pin       00b     3-wire SPI mode (default)     SDIO       01b     4-wire SPI mode     SDIO       10b     3-wire SPI mode     TEST1       11b     Invalid				
0	PLLEN	<b>Transition to PLL-Standby mode</b> If PLLEN is set to 1 in ATOSC-Active mode, SR3225SAA transits to PLL-Standby mode. If PLLEN is set to 0 in PLL-Standby mode, SR3225SAA transits to ATOSC-Active mode.				

## 7.20. SPI Checksum

A 11	Register		Bit						
Address	name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x16	SPICKSUM		SPICKSUM[7:0]						
Туре					R	/C			
Default		0	0	0	0	0	0	0	0

Bit	Name	Function
7:0	SPICKSUM	<b>SPI checksum calculation result</b> The XOR result of SPI transmission address and data is stored.

## 8. Dimensions



## 9. Marking



This figure shows letters and their rough positions, but does not show their fonts and sizes.

## **10. Soldering Pattern**



Unit: mm

## **11. Application Note**

- 1. This device contains a crystal resonator, so please do not expose it to excessive shock or vibration. The internal crystal resonator might be damaged if too much shock or vibration is mechanically applied during assembly processes. Please make sure to check the resonator before use. In addition, please check it also when you change conditions.
- 2. This device has IC, so please exercise adequate caution for static electricity.
- 3. It is recommended to use and store this device in room temperature and normal humidity to secure frequency stability and prevent condensation resulting from sudden temperature change.
- 4. Reflow should be 3 times or less.

Fix soldering errors, if any, using a soldering iron. The iron tip should be equal to or less than +350 °C, and soldering should be within 5 seconds. In case that this device is reflow soldered on the back side of your circuit board, please carefully verify whether the device is properly secured to prevent falling.

- 5. Ultrasonic cleaning may damage the oscillator under some conditions. Please exercise adequate caution before use.
- 6. Protection against periodic mechanical vibration

If this device is subject to periodic mechanical vibrations and/or shock, such as cooling fans, piezoelectric sounders, piezoelectric buzzers, and speakers, output frequency and amplitude may be changed. Especially the quality of telecommunication equipment could be affected by this phenomenon. Although Epson products are designed to minimize the effect of mechanical vibration, it is recommended to check them in advance.

- 7. The metal part of the surface (metal cap) is connected to the VSS pin. Please take necessary precautions to prevent short circuit to other voltage source by contacting the metal cap.
- 8. Side leads (on the #1 pin side) shown below are connected to IC and crystal internally. Therefore be careful for short or a fall of insulation resistance. Leads on the opposite side are connected to VSS pin. Please take necessary precautions to prevent short to other voltage source.



- 9. Output power was evaluated using Epson's evaluation board and test circuit shown in **Figure 5.1**. Optimum circuit parameters may differ by board's wire trace pattern. Please check the optimum parameters.
- 10. If signals are continuously outputted with maximum output power ( $AM^* = 0x3F$ ,  $P_{out} =$  approximately 11 dBm) for a long time, output power may be lower. If you apply output power that exceeds the conditions for reliability test ( $AM^* = 0x28$ ,  $P_{out} =$  approximately 8 dBm), please perform a check.
- 11. VDD and VSS pattern shall be as large as possible so that high frequency impedance shall be small. In addition, it is recommended to install an approximately 0.1  $\mu$ F decoupling capacitor near the product.
- 12. Do not power on the device from neutral potential and rise supply voltage extremely fast/low because they may cause misoperation and signals may not be outputted.
- 13. Plastic mold pressure should not exceed 80 atm. In addition, check any product destruction possibility by plastic mold process.

## 12. Application Manual Revision History

Model name: SR3225SAA			Specification control No. Revision History ETM54E				
Revision	Date of Revision	Change					
		(p. XX)	Old	New	Reason		
01	Feb. 4, 2016	-		Newly established	ewly established		
02	Apr. 22, 2016	38 39	See Table 5.4	See Table 5.5	correction of errors		
03	June. 17, 2016	24	formula (3) $F_{TX} = \frac{F_{VCO}}{ODIV}$ $= F_{REF} \frac{\left(N_{INT} + \frac{N_{FRAC} + 3}{2^{18}}\right)}{ODIV}$	formula (3) $F_{TX} = \frac{F_{VCO}}{ODIV}$ $= F_{REF} \frac{\left(N_{INT} + \frac{4 \times N_{FRAC} + 3}{2^{18}}\right)}{ODIV}$	correction of errors		
04	July. 21, 2016	49	Side leads (on the #1 pin side) shown below are connected to IC and crystal internally. Therefore be careful for short or a fall of insulation resistance. Leads on the opposite side are not electrically connected to the IC and crystal.	Side leads (on the #1 pin side) shown below are connected to IC and crystal internally. Therefore be careful for short or a fall of insulation resistance. Leads on the opposite side are connected to VSS pin. Please take necessary precautions to prevent short circuit to VSS by contacting the opposite side leads.	correction of errors		
		49	No connect.	Connected to VSS.	correction of errors		
05	Nov. 1, 2016	6,17	PLL-Active mode	PLL-Standby mode	correction of errors		
		6	Supply current ATOSC-Standby Mode	Supply current ATOSC-Active Mode	correction of errors		
06	Sep. 15, 2017	3, 16	There are some spell miss	Correct spell miss	correction of errors		
		49,50	Application Note No.7, 8, 13	Change expression	correction of errors		

<b>EPSON</b>

Model name: SR3225SAA			Specification control No. ETM54E			
Revision	Date of Revision	Change		Description of changes		
		(p. XX)	Old	New	Reason	
07	Feb. 16, 2017	22	State diagram	State diagram	correction of errors	

## **Application Manual**

#### AMERICA

#### EPSON ELECTRONICS AMERICA, INC.

HEADQUARTER	214 Devcon Drive, San Jose, CA 95112, U.S.A. Phone: (1) 800-228-3964 FAX: (1) 408-922-0238 <u>http://www.eea.epson.com</u>
Chicago Office	1827 Walden Office Square. Suite 520 Schaumburg, IL 60173, U.S.A. Phone: (1) 847-925-8350 Fax: (1) 847-925-8965
El Segundo Office	1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A. Phone: (1) 800-249-7730 (Toll free) : (1) 310-955-5300 (Main) Fax: (1) 310-955-5400

#### EUROPE

#### EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, Germany Phone: (49)-(0) 89-14005-0 Fax: (49)-(0) 89-14005-110 http://www.epson-electronics.de

#### ASIA

EPSON (China) CO., LTD.	
	7F, Jinbao Building No.89 Jinbao Street Dongcheng District, Beijing 100005, China Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1120
	http://www.enson.com.cn/ed/
Shanghai Branch	7F, Block B, High-Tech Building, 900 Yishan Road, Shanghai 200233, China Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677
Shenzhen Branch	12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, China Phone: (86) 755-2699-3828 Fax: (86) 755-2699-3838
EPSON HONG KONG LTD.	
	Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong Phone: (86) 755-2699-3828 (Shenzhen Branch) Fax: (86) 755-2699-3838 (Shenzhen Branch) <u>http://www.epson.com.hk</u>
EPSON TAIWAN TECHNOLOGY & TRADING LTD.	
	14F, No.7, Song Ren Road, Taipei 110
	Phone: (886) 2-8786-6688 Fax: (886) 2-8786-6660
	http://www.epson.com.tw/ElectronicComponent
EPSON SINGAPORE PTE. LTD.	
	No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633.
	Phone: (65) 6586-5500 Fax: (65) 6271-3182
	http://www.epson.com.sg/epson_singapore/electronic_devices/electronic_devices.page
SEIKO EPSON CORPORATION KOREA Office	
	19F (63Bldg., Yoido-dong) 50, 63-ro, Yeongdeungpo-gu, Seoul 150-763 Korea
	Phone: (82) 2-784-6027 Fax: (82) 2-767-3677
	http://www.epson-device.co.kr

#### SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

http://www5.epsondevice.com/en/quartz/index.html